

ADVANCE PROGRAM

2 0 0 6

INTERNATIONAL CONFERENCE ON

# SOLID STATE DEVICES AND MATERIALS

**2006 International Conference  
on Solid State Devices and Materials (SSDM 2006)**

**SECRETARIAT**

c/o Inter Group Corp.  
Toranomom Takagi Bldg.,  
1-7-2, Nishishimbashi, Minato-ku,  
Tokyo 105-0003, Japan  
Phone: +81-3-3597-1108  
Fax: +81-3-3597-1097  
E-mail: [ssdm@intergroup.co.jp](mailto:ssdm@intergroup.co.jp)  
URL: [www.ssdm.jp](http://www.ssdm.jp)

Conference—September 13-15, 2006  
Short Course—September 12, 2006  
Place—Pacifico Yokohama  
(Kanagawa, Japan)

Sponsored by  
**THE JAPAN SOCIETY OF APPLIED PHYSICS**  
Technical-Cosponsored by  
**IEEE Electron Devices Society**  
in cooperation with

The Electrochemical Society of Japan  
IEEE EDS Japan Chapter  
IEEE Japan Council  
The Institute of Electrical Engineers of Japan  
The Institute of Electronics, Information and Communication Engineers  
The Institute of Image Information and Television Engineers  
Japan Institute of Electronics Packaging



**ssdm**



**ssdm**  
**2006**

Web Site : <http://www.ssdm.jp>

# SSDM 2006 Time Table

## Wednesday, September 13

### MAIN HALL

10:00-12:20 PL: Opening Session/SSDM & Paper Award

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
14:00-15:45 Area 9: Physics and Applications of Novel Functional Materials and Devices A-1: Novel Devices and Characterization	14:00-16:00 Area 7: Photonic Devices and Device Physics B-1: Special Session : Photonic Crystals and Si Photonics I	14:00-16:20 Area 5: Advanced Circuits and Systems C-1: MEMS and Modeling	14:00-15:30 Area 10: Organic Materials Science, Device Physics, and Applications D-1: Organic Light Emitting Diodes	14:00-15:45 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-1: High-Speed Devices and ICs	14:00-15:50 Area 4: Advanced Memory Technology F-1: FeRAM	14:00-15:50 Area 2: Characterization and Materials Engineering for Interconnect Integration G-1: Advanced Metallization	14:00-16:00 Area 3: CMOS Devices /Device Physics H-1: CMOS Performance Enhancement Technology I	14:00-15:45 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-1: Nanostructure Fabrication	14:00-16:00 Area 1: Advanced Gate Stack /Si Processing Science J-1: Metal/High-k Gate Stack
16:15-18:00 Area 9: Physics and Applications of Novel Functional Materials and Devices A-2: Novel Optical Devices	16:15-18:00 Area 7: Photonic Devices and Device Physics B-2: Special Session : Photonic Crystals and Si Photonics II	16:30-18:10 Area 5: Advanced Circuits and Systems C-2: Wireless Interconnect	16:00-17:45 Area 10: Organic Materials Science, Device Physics, and Applications D-2: Organic Light Emitting Diodes and Solar Cells	16:15-17:45 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-2: Wide-Bandgap Devices	16:15-18:00 Area 4: Advanced Memory Technology F-2: DRAM	16:15-18:00 Area 2: Characterization and Materials Engineering for Interconnect Integration G-2: Characterization I	16:15-18:00 Area 3: CMOS Devices /Device Physics H-2: CMOS Performance Enhancement Technology II	16:15-18:00 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-2: Compound Semiconductors	16:15-18:00 Area 1: Advanced Gate Stack /Si Processing Science J-2: FUSI Gate Electrode

18:30-20:30 Banquet/Young Award (Intercontinental Hotel, Pacific 3F)

## Thursday, September 14

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
9:00-10:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) A-3 : MEMS and NEMS : Fabrication	9:00-10:30 Area 7: Photonic Devices and Device Physics B-3 : LEDs and Lasers	9:00-10:20 Area 5: Advanced Circuits and Systems C-3: Toward Next Generation Systems	9:00-10:30 Area 10: Organic Materials Science, Device Physics, and Applications D-3: Organic Materials and Device Physics I	9:00-10:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-3: Sensors and Interface Physics	9:00-10:40 Area 3: CMOS Devices /Device Physics F-3: Quasi-Ballistic Transport	(Poster setting)	(Poster setting)	(Poster setting)	9:10-10:40 Area 1: Advanced Gate Stack /Si Processing Science J-3: Characterization of Gate Stack
10:45-12:15 Short Presentation Area 11 and Area 8	10:45-12:15 Short Presentation Area 7 and Area 4	10:45-12:15 Short Presentation Area 5 and Area 2	10:45-11:30 Area 10: Organic Materials Science, Device Physics, and Applications D-4: Organic Materials and Device Physics II 11:30-12:30 Short Presentation Area 10	10:45-12:15 Short Presentation Area 6 and Area 9	10:45-12:15 Short Presentation Area 3	(Poster setting)	(Poster setting)	(Poster setting)	10:45-12:15 Short Presentation Area 1

13:00-15:00 Poster Session

15:15-16:15 Joint Area 8 and 9 A-5: Nanowires and Nanotubes I	15:15-16:30 Area 7: Photonic Devices and Device Physics B-5: Quantum-dot Lasers	15:15-16:25 Area 4: Advanced Memory Technology C-5: ReRAM	15:15-16:15 Area 2: Characterization and Materials Engineering for Interconnect Integration D-5: Emerging Interconnect	15:15-16:35 Area 1: Advanced Gate Stack/ Si Processing Science E-5: Junction I	15:15-16:35 Area 3: CMOS Devices /Device Physics F-5: Device Fluctuation Analysis	(Poster removed by 15:30 and Preparation for Rump Session)	(Poster removed by 15:30 and Preparation for Rump Session)	(Poster removed)	15:15-16:35 Area 1: Advanced Gate Stack /Si Processing Science J-5: High-k Dielectrics I
16:30-18:00 Joint Area 8 and 9 A-6: Nanowires and Nanotubes II	16:45-18:00 Area 7: Photonic Devices and Device Physics B-6: Quantum Optical Devices	16:45-17:55 Area 4: Advanced Memory Technology C-6: Flash Memory I	16:25-17:45 Area 2: Characterization and Materials Engineering for Interconnect Integration D-6: Assembly and Packaging	16:45-17:45 Area 1: Advanced Gate Stack/ Si Processing Science E-6: Junction II	16:45-18:05 Area 3: CMOS Devices /Device Physics F-6: Device Reliability and Characterization	(Poster removed by 15:30 and Preparation for Rump Session)	(Poster removed by 15:30 and Preparation for Rump Session)	16:45-18:05 Area 5: Advanced Memory Technology I-6: Analog Circuit Techniques	16:45-17:45 Area 1: Advanced Gate Stack /Si Processing Science J-6: Interface Properties of Ge

18:30-20:30 Rump Session Room 501 "Challenges of New Non-Volatile Memories : Innovative Strategies to catch up with FLASH"  
Room 502 "Nanotechnology - Impact on Electronics, Photonics and Biology-"

## Friday, September 15

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
9:00-10:30 Area 9: Physics and Applications of Novel Functional Materials and Devices A-7: Novel Devices and Materials I	9:00-10:30 Area 7: Photonic Devices and Device Physics B-7: Micro-Optics and Optical Waveguides	9:00-10:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-7: Micro and Nano Fluidics for Biosensing	9:45-10:30 Area 10: Organic Materials Science, Device Physics, and Applications D-7: Molecular Electronics		9:00-10:20 Area 4: Advanced Memory Technology F-7: Flash Memory II	9:00-10:40 Area 2: Characterization and Materials Engineering for Interconnect Integration G-7: Characterization II	9:00-10:40 Area 3: CMOS Devices /Device Physics H-7: Compact Modeling	9:00-10:15 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-7: Novel Materials	9:00-10:40 Area 1: Advanced Gate Stack /Si Processing Science J-7: High-k Dielectrics II
10:45-12:15 Area 9: Physics and Applications of Novel Functional Materials and Devices A-8: Novel Devices and Materials II	10:45-12:00 Area 7: Photonic Devices and Device Physics B-8: All-Optical Switches	10:45-12:15 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-8: Nano and Bio Sensors I	10:45-12:00 Area 10: Organic Materials Science, Device Physics, and Applications D-8: Organic Transistor I	10:45-12:15 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-8: GaAs FETs and Process Technologies	10:45-12:25 Area 4: Advanced Memory Technology F-8: MRAM/PRAM	10:45-12:25 Area 2: Characterization and Materials Engineering for Interconnect Integration G-8: Special Session I ; Reliability	10:45-12:25 Area 3: CMOS Devices /Device Physics H-8: Advanced Channel and Substrate Technology	10:45-11:45 Area 8: Advanced Material Synthesis and Crystal Growth Technology I-8: Silicon-based Material Systems	10:45-12:25 Area 1: Advanced Gate Stack /Si Processing Science J-8: Metal/High-k CMOS
13:15-14:45 Area 9: Physics and Applications of Novel Functional Materials and Devices A-9: Novel Devices and Materials III	13:15-15:00 Area 7: Photonic Devices and Device Physics B-9: Detectors and Sensors	13:15-15:00 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-9: Nano and Bio Sensors II	13:30-15:00 Area 10: Organic Materials Science, Device Physics, and Applications D-9: Organic Transistor II	13:15-15:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-9: GaN FETs and Process Technologies	13:15-14:55 Area 3: CMOS Devices /Device Physics F-9: Schottky S/D and Carrier Transport	13:15-15:35 Area 2: Characterization and Materials Engineering for Interconnect Integration G-9: Special SessionII ; Metallization Challenges	13:15-14:55 Area 3: CMOS Devices /Device Physics H-9: Carrier Transport		13:15-15:05 Area 1: Advanced Gate Stack /Si Processing Science J-9: Reliability
		15:15-16:30 Area 11: Micro/nano Electromechanical and Bio-Systems (Devices) C-10: MEMS and NEMS : Application	15:15-16:15 Area 10: Organic Materials Science, Device Physics, and Applications D-10: Organic Transistor III	15:15-17:00 Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics E-10: High-Voltage GaN Devices			15:15-16:55 Area 3: CMOS Devices /Device Physics H-10: Advanced Device Technology		15:15-16:35 Area 1: Advanced Gate Stack /Si Processing Science J-10: Metal Gate Electrode

# SSDM 2006 Advance Program

## General Information

### DATE

Conference: **September 13-15, 2006 (Official language is English)**  
 Short Course: **September 12, 2006 (in Japanese)**

### LOCATION

#### Pacifico Yokohama

1-1-1 Minatomirai, Nishi-ku, Yokohama 220-0012, Japan  
 Phone: +81-45-221-2155 Fax: +81-45-221-2136

Pacifico Yokohama, located in Yokohama's new and growing waterfront development Minato Mirai 21 area, is an integrated convention center on a world class scale. Since its opening in 1991, Pacifico Yokohama has hosted a variety of gatherings amid the magnificent surroundings of the international port city of Yokohama, Japan's historic window to the outside world.

It takes less than 2 hours from Tokyo international airport to Pacifico in limousine bus or train. From central Tokyo area, a 30 minutes ride on train will take you to Pacifico.

For further information, see  
<http://www.pacifico.co.jp/english/>

### REGISTRATION

The registration desk will be open from September 12 to 15 in the entrance hall on the third floor (conference site). The registration hours are as follows:

September 12	11:00-17:00	Foyer (5F)
13	9:00-17:00	Entrance Hall (2F)
14	9:00-17:00	Foyer (5F)
15	9:00-15:30	Foyer (5F)

**Early registration will be accepted only through the conference website until August 12, 2006, 24:00 Japan time.** (<http://www.ssdm.jp>)

Advanced registration through the conference website will be closed September 5, 2006, 17:00 Japan time. After the date, registration can be made at the conference site as on-site registration. Early registration is recommended.

	Registration Fee		Short Course (in Japanese)	Banquet
	On or Before 24:00, August 12 (Japan time)	On or After August 13		
Regular	¥40,000	¥45,000	¥15,000	¥7,000
Student	¥5,000		¥3,000	¥4,000
Accompanied person(s)				¥4,000/person

\* Fees include tax.

- 1) The registration fee includes one copy of the abstract book and a CD-ROM. However, it does not include the banquet, and an additional payment is required to attend the banquet (Regular: ¥7,000, Student/Accompanied person: ¥4,000).
- 2) Those who register as students are required to fax a copy of their current student ID to Kinki Nippon Tourist Co., Ltd. (KNT) (Fax: +81-3-5256-1588) at the time of registration and to present their student ID at the registration desk in order to be eligible for the student registration fee. When sending the fax, please write down your registration ID, which will be given at the completion of the online registration of individual information.
- 3) Registration is complete only after payment is made in full.

### Payment Procedure

Payment can be made by:

- One of the following credit cards:
  1. VISA
  2. MasterCard
  3. Diners Club
  4. American Express
  5. JCB
- A bank transfer to KNT Co., Ltd. (Message: SSDM)  
 Account at Sumitomo Mitsui Banking Corp., Suzuran Branch, 1-3-12 Nishishimbashi, Minato-ku, Tokyo 105-0003, Japan (SWIFT Code: SMBCJPJT, Ordinary Account: 6103515, Account Name: Kinki Nippon Tourist Co., Ltd.)

\* Personal checks are not acceptable.

### Confirmation of Pre-Registration

Upon receipt of your online registration, a written confirmation will be faxed or e-mailed to you after your payment is confirmed.

Please bring this confirmation slip with you and present it to the registration desk.

### Registration Cancellation

Conference:

Cancellation fee of ¥3,000 will be deducted from the refund. Cancellation should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August 17, 2006. Extended Abstracts will be sent to absent registrants after the conference.

Short Course:

Cancellation fee of ¥2,000 will be deducted from the refund. Cancellations should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August 17. Short-course textbooks will be sent to the absent registrants after the conference.

Banquet:

Cancellation fee of ¥1,000 will be deducted from the refund, Cancellations should be made in writing to KNT Co., Ltd. No cancellation will be accepted after August. 17.

### Inquiries for Registration

Kinki Nippon Tourist Co., Ltd. (KNT)  
 Global Business Management Branch  
 Tokyo Kintetsu Bldg. 6F  
 19-2 Kanda-Matsunaga-cho  
 Chiyoda-ku  
 Tokyo 101-8641, Japan  
 Phone: +81-3-5256-1581  
 Fax: +81-3-5256-1588  
 E-mail: [ssdm2006-gb@or.knt.co.jp](mailto:ssdm2006-gb@or.knt.co.jp)  
 Office hours: 9:30-17:30 (weekdays only)

### On-site Registration

Registration fees should be paid in Japanese Yen or credit cards. VISA, MasterCard, Diners Club, American Express and JCB are acceptable. No personal checks are acceptable.

### BANQUET

The conference banquet will be held on the evening of Wednesday, September 13. The banquet fee (Regular: ¥7,000, Student/Accompanied person: ¥4,000) is NOT included in the Registration fee. Participants who wish to attend the banquet are requested to order the banquet ticket through the on-line registration. Banquet tickets may also be purchased at the on-site registration desk.

### LATE NEWS PAPERS

Submission of Late News Papers has been already closed on July 31, 2006. The accepted papers will be on "Advance Program Part II" which will be distributed at the venue during the conference.

### SPECIAL Issue of JJAP

Authors of papers presented at SSDM 2006 are encouraged to submit the original to the Special Issue of the Japanese Journal of Applied Physics, which will be published in April 2007.

## RUMP SESSIONS - September 14 (Thursday) 18:30-20:30

### Session A (Room 501, 5F)

“Challenges of New Non-Volatile Memories: Innovative Strategies to catch up with FLASH”

Non-Volatile Memories (NVMs), in particular Flash, are playing an important role in the semiconductor market with usage in mobile phones and other types of mobile equipment. In the coming years mobile systems will demand even more NVM with high density and very high writing throughput for data storage application, or with fast random access for code execution. DRAM and NAND Flash, both of which occupy more than 70% of whole current memory market are expected to keep their fast technology evolution until 2015 and will reach at 20-30 nm technology node by the early of 2010s. If alternative NVMs such as FeRAM, MRAM, ReRAM and PRAM continue their technology evolution with the same speed as was done during last decade, there will be no chance to compete with NAND Flash in the future main memory market. Now as the scaling speeds of Flash and DRAM become slightly slow down, alternative NVMs might have a chance for the market. In this session, the material innovation of NVMs for catching up with the Flash Memories will be discussed.

Organizers/Moderators: N. Fujimura (Osaka Pref. Univ., Japan)  
T. Sakata (Hitachi, Japan)  
S. Zaima (Nagoya Univ., Japan)

Panelists: R. Bez/P. Cappelletti (STMicroelectronics, Italy)  
T. Ohta (Ovonic Phase Change Inst., Japan)  
Y. S. Park (Samsung Electronics, Korea)  
T. Shimoda (Seiko Epson, Japan) tentative  
H. Yoda (Toshiba, Japan) tentative

A couple of additional panelists will be invited.

### Session B (Room 502, 5F)

“Nanotechnology–Impact on Electronics, Photonics and Biology–”

Nanotechnology research is expanding its field rapidly, ranging from electronics, photonics, and mechanics to biology, and so on. However, it is still uncertain how it can be used and give real impacts on the fields, except some limited examples. From the fabrication point of view, the bottom-up technology and the top-down technology appear to be still separated, although a technology to make a bridge between them is highly required. From the functionality point of view, the single electronics, spintronics and quantum computing, et al., those discussed in terms of emerging research devices need nanotechnology to fabricate elemental devices for them. What are the new functionality of them? Can these new functional devices be fabricated in reality? Do they help the difficulty that the present silicon devices are facing? What are the biological application, and how it relates to electronics? There are many questions, most of which are difficult to answer. The rump session will begin with presentations from some panelists, followed by free discussions on these issues. We are grateful if audience may find their own answer through the session.

Organizers/Moderators: T. Ichiki (Univ. of Tokyo, Japan)  
K. Ishibashi (RIKEN, Japan)

Panelists: T. Fujisawa (NTT Corp., Japan)  
P. Hadley (Graz Univ. of Technology, Austria)  
T. Hiramoto (Univ. of Tokyo, Japan)  
J. Ohta (NAIST, Japan)  
M. Sugawara (Fujitsu Labs., Japan)  
H. Tabata (Osaka Univ., Japan)  
B. Yu (NASA Ames Research Center, USA)

## SHORT COURSE

Short Course entitled "Understanding Basic Physics of Scaled MOSFETs" will be held on Tuesday, September 12. All lectures are given in Japanese.

## AGREEMENT NOT TO PRE-PUBLISH ABSTRACTS

By submitting an abstract to the committee for review, the author(s) agrees that the work will not be published prior to presentation at the conference. Papers found to be in breach of this agreement will be withdrawn by the conference committee.

## AWARDS

"SSDM Awards" will be given to outstanding papers presented at previous conferences.

### SSDM Award

Given for an outstanding contribution to the field of solid state devices and materials, among papers presented prior to 2000.

### SSDM Paper Award

Given for the best paper presented at SSDM 2005.

### SSDM Young Researcher Award

Given for outstanding papers authored by young researchers and presented at SSDM 2005.

## FINANCIAL SUPPORT

Limited financial support is available for presentations by full-time students. Student presenters who are interested in support should contact the secretariat directly (e-mail: [ssdm@intergroup.co.jp](mailto:ssdm@intergroup.co.jp)) prior to the end of August after receiving their acceptance letter. A copy of their student ID should be submitted at application.

## TRAVEL GRANT

A travel grant is available for young researchers under 35 years old from overseas universities or public research institutes. The grant is available only to those whose abstracts are accepted, and who have applied for the grant. Submitting an application form does not guarantee that the grant will be awarded. Each related area chair will choose one candidate from the applicants. Late news papers are not eligible for travel grant.

The grant is authorized by the Marubun Research Promotion Foundation (MRPF), which is one of the cooperation organizations. The grant covers part of the recipient's travel costs, but does not necessarily cover all their expenses. Successful candidates must attend the ceremony which will be held during the conference (details of which will be given later) to receive the grant. Failure to attend will result in forfeiture of the grant.

## VISA REQUIREMENT

All foreign participants must have a valid passport. Participants from countries where a visa is required to enter Japan are advised to apply at the nearest Japanese Embassy or Consulate as soon as possible.

Concerning visa applications, generally, in applying for a visa each applicant is requested to submit the documents listed below:

- (1) an invitation letter (an optional document written in English)
- (2) a letter of guarantee (written in Japanese)
- (3) documents certifying the purpose of the visit (written in Japanese)
- (4) the applicant's schedule in Japan (written in Japanese)

Please ask the nearest Japanese Embassy to make sure what documents are required to obtain a visa first, and then contact the SSDM Secretariat. The Secretariat will send the Reply Form for Visa Application in order to obtain the required documents. Please complete the Reply Form for Visa Application and submit it to the Secretariat. We will send you all the requested documents as soon as we receive the Reply Form.

## OFFICIAL TRAVEL AGENT

Kinki Nippon Tourist Co., Ltd. (KNT)

Global Business Management Branch

Tokyo Kintetsu Bldg. 6F, 19-2 Kanda-Matsunaga-cho, Chiyoda-ku

Tokyo 101-8641, JAPAN

Phone: +81-3-5256-1581 Fax: +81-3-5256-1588

E-mail: [ssdm2006-gb@or.knt.co.jp](mailto:ssdm2006-gb@or.knt.co.jp)

## Hotel Accommodations

KNT has blocked rooms at following hotels in Yokohama for the conference period. Reservations can be made through the conference website.

Hotel Name	<b>Yokohama Grand Inter-continental Hotel</b>
Room Rates	Single: JPY23,100 Twin: JPY11,550 (per person, per night) *JPY2,100 will be added to the above rates on Sep. 15 (Fri.).
Hotel Deposit	JPY20,000
Check-in/out	Check-in:14:00/Check-out:11:00
Address	Minato Mirai 1-1-1 Nishi-ku, Yokohama-shi, Kanagawa 220-8522 Japan
Phone	+81-45-223-2222
Access to Hotel	2 min. walk from Minato Mirai Line Minato Miirai Sta.
To Conference site	Next to the site

Hotel Name	<b>Pan Pacific Hotel Yokohama</b>
Room Rates	Single: JPY21,000 Twin: JPY12,600 (per person, per night) *JPY3,150 for a single and JPY2,100 for a twin will be added to the above rates on Sep. 15 (Fri.)
Hotel Deposit	JPY20,000
Check-in/out	Check-in:14:00/Check-out:11:00
Address	Minato Mirai 2-3-7 Nishi-ku, Yokohama-shi, Kanagawa 220-8543 Japan
Phone	+81-45-682-2222
Access to Hotel	1 min. walk from Minato Mirai Line Minato Mirai Sta.
To Conference site	1 min. walk to the site

Hotel Name	<b>Navios Yokohama</b>
Room Rates	Single: JPY11,445 (per person, per night) *JPY1,050 will be added to the above rates on Sep. 15 (Fri.).
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Shinko 2-1-1 Naka-ku, Yokohama-shi, Kanagawa 231-0001 Japan
Phone	+81-45-633-6000
Access to Hotel	3 min. walk from Minato Mirai Line? Bashamichi Sta.
To Conference site	7 min. walk to the site

Hotel Name	<b>Yokohama Sakuragicho Washington Hotel</b>
Room Rates	Single: JPY11,550 Twin: JPY8,925 (per person, per night)
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Sakuragicho 1-1-67 Naka-ku, Yokohama-shi, Kanagawa 231-0062
Phone	+81-45-683-3111
Access to Hotel	3 min. walk from Minato Mirai Line Bashamichi Sta.
To Conference site	10 min. walk to the site

Hotel Name	<b>San-ai Yokohama Hotel</b>
Room Rates	Single: JPY9,240 (per person, per night)
Hotel Deposit	JPY10,000
Check-in/out	Check-in:14:00/Check-out:10:00
Address	Hanasakicho 3-95 Naka-ku, Yokohama-shi, Kanagawa 231-0063
Phone	+81-45-242-4411
Access to Hotel	5 min. walk from JR Sakuragicho sta.
To Conference site	15 min. walk to the site

- Notes: 1) All room rates are per person per night including breakfast, 10% service charge, and 5% consumption tax.  
2) The above rates are valid only during the period of the SSDM 2006 meeting.  
3) Communication fee of 500 JPY is required for per reservation and this is charged as handling charge for KNT.  
4) The deposit will be deducted from your hotel bill. Please settle the balance with the hotel cashier.  
5) The above rates and information are subject to change without notice.

### Application and Payment

Participants wishing to reserve hotel accommodations should access the Registration and Accommodation pages of the conference website. Reservations should be made by no later than August 18, 2006 (Japan time). (A confirmation sheet will be sent by KNT)

Application should be accompanied by the payment of room deposit and communication fee of 500 JPY.

No reservation will be confirmed in the absence of this payment. All payment must be paid only in Japanese yen by one of the following methods.

- 1) Credit Card:  
(VISA, MasterCard, Diners Club, AMEX or JCB only)  
\* Please fill in the necessary items with your signature in the credit card section of the application form.
- 2) Bank Transfer:  
Sumitomo Mitsui Banking Corp.  
Suzuran Branch  
SWIFT Code: SMBCJPJT  
Ordinary Account: 6103515  
Account Name: Kinki Nippon Tourist Co., Ltd.

### Cancellation Policy for Accommodations

In case of cancellation, a written notification should be sent to KNT by e-mail (ssdm2006-gb@or.knt.co.jp) or by FAX (+81-3-5256-1588) to avoid any trouble.

Hotels: Up to 14 days before the arrival date.No Charge

13-7 days before.....10 % of daily room charge

6-2 days before.....40 % of daily room charge

Less than 2 days, or no notice given..100 % of daily room charge

### INSURANCE

The organizer cannot accept responsibility for accidents that may occur during a delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

### CLIMATE

Yokohama is warm and sometimes humid in September. The temperature range is 18-30°C.

### ELECTRICAL APPLIANCES

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Yokohama (conference site) and Tokyo, and 60 Hz in western Japan including Kyoto and Osaka.

## SSDM 2006 INSTRUCTION for SPEAKERS

### Oral Presentation

#### Time Schedule

	Session Time	Presentation	Discussion
Plenary	50 min.	45 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	12 min.	3 min.

Buzzer First: Warning, Second: End of presentation , Third: End of discussion.

#### Audio-Visual Equipment

The meeting rooms will contain the following audiovisual equipment:

- LCD projector (**PC itself is not provided**)
- Overhead projector
- Microphone
- Projection laser pointer

Speakers wishing to present their papers using the LCD projector are requested to verify their PC's compatibility with the LCD projector at the conference room during a break time prior to their presentations.

#### Poster Presentation

Poster sessions are scheduled for Thursday, September 14, from 13:00 to 15:00. Poster boards will be available with identifying labels at the Room 501,502,511,512 on the fifth floor. Authors are requested to prepare their posters between 9:00 and 12:00 on September 14 and remove them by 15:30 on September 14. Any posters remaining after 15:30 will be disposed of by the secretariat. Usable space on each poster board will be approximately 900mm wide and 1,500mm high. Pushpins will be available. Each presentation will be assigned a board, labeled with the paper number. Please display the paper title, author names and affiliations on the poster. Authors are requested to stay near their posters during the poster session for discussions.

#### Short Oral Presentation for Poster Presenters

All poster presenters are asked to give a short oral presentation in the morning of September 14. The presentation time should be kept strictly to two minutes per poster presentation, including the time needed to move on to the next speaker. To ensure the session progresses smoothly, it is essential that these short presentations be held in a quick, successive sequence. While one speaker is giving his/her presentation, the next several speakers should wait nearby in line for their turn in order to move on to the next presentation. Note that any absent speakers will be skipped and each presentation will be automatically stopped after two minutes have elapsed. Only a PC projector will be made available. You should send your presentation file to the secretariat (ssdm@intergroup.co.jp) by e-mail by August 24. The file must be an exact "2-page" landscape PDF. Because the presentation time is limited, please describe your research objective and results clearly and do NOT show the author list or the title on your file, those of which will be prepared by the SSDM Secretariat.

Short oral presentations will be held, as follows. Please check your poster number. (P# means the poster presentation of Area #.)

Room 411/412	P11, P8
Room 413	P7, P4
Room 414/415	P5, P2
Room 416/417	P10
Room 418	P6, P9
Room 419	P3
Small Auditorium	P1

## Wednesday, September 13

### MAIN HALL, 1F

**PL: Opening Session (10:00–12:20)**

Chairpersons: T. Hiramoto, Univ. of Tokyo and Y. Hirayama, Tohoku Univ.

**10:00 PI-0**

Welcome Address and Award Presentation  
H. Sakaki, Univ. of Tokyo

**10:40 PL-1 (Plenary)**

Nano-CMOS & Emerging Technologies–Myths and Hopes  
T. Skotnicki, STMicroelectronics, France

**11:30 PL-2 (Plenary)**

MEMS as Key Components for Systems  
M. Esashi, Tohoku Univ., Japan

**12:20-14:00 Lunch**

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 1: Advanced Gate Stack / Si Processing Science</b>
A-1: Novel Devices and Characterization (14:00-15:45) Chairs: J. Motohisa (Hokkaido Univ.) Y. Nakamura (NEC)	B-1: Special Session ; Photonic Crystals and Si Photonics I (14:00-16:00) Chairs: S. Noda (Kyoto Univ.) M. Tokushima (NEC)	C-1: MEMS and Modeling (14:00-15:20) Chairs: T. Komuro (Agilent Technologies International Japan) K. Masu (Tokyo Tech)	D-1: Organic Light Emitting Diodes (14:00-15:45) Chairs: Y. Ohmori (Osaka Univ. ) T. Sano (Sanyo Electric)	E-1: High-Speed Devices and Ics (14:00-15:45) Chairs: K. Maezawa (Nagoya Univ.) S. Yamahata (NTT)	F-1: FeRAM (14:00-15:50) Chairs: T. Eshita (Fujitsu) H. S. Jeong (Samsung Electronics)	G-1: Advanced Metallization (14:00-15:50) Chairs: S. Ogawa (Selete/Matsushita) K. Ueno (Shibaura Institute of Technology)	H-1: CMOS Performance Enhancement Technology I (14:00-16:00) Chairs: K. Shibahara (Hiroshima Univ.) D. Hisasmoto (Hitachi)	I-1: Nanostructure Fabrication (14:00-15:45) Chairs: T. Sogawa (NTT) K. Yamaguchi (Univ. of Electro-Communications)	J-1: Metal/High-k Gate Stack (14:00-16:00) Chairs: Y. Nara (Selete) J. Yugami (Renesas)
		C-1: MEMS and Modeling (15:20-16:20) Chairs: T. Hamasaki (Texas Instruments Japan) M. Horiguchi (Renesas)							

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>14:00 A-1-1 (Invited)</b> Nanowire Field Effect Transistor L. E. Wernersson, <i>Lund Univ., Sweden</i>	<b>14:00 B-1-1 (Invited)</b> Control of Light Emission and Propagation in Semiconductor Photonic Nanostructures T. Baba, <i>Yokohama National Univ., Japan</i>	<b>14:00 C-1-1 (Invited)</b> Low-Voltage Operated Piezoelectric Tunable Capacitor for Reconfigurable RF Systems T. Kawakubo, T. Nagano, M. Nishigaki and K. Itaya, <i>Toshiba Corp., Japan</i>	<b>14:00 D-1-1 (Invited)</b> Highly Efficient Carrier Injection and Transport in Organic Light Emitting Diodes C. Adachi, <i>Kyushu Univ., Japan</i>	<b>14:00 E-1-1 (Invited)</b> InP-based High-speed Transistors and their IC Applications K. Murata, K. Sano, H. Fukuyama, T. Kosugi, M. Nakamura, K. Kurishima, M. Tokumitsu and T. Enoki, <i>NTT Corp., Japan</i>	<b>14:00 F-1-1 (Invited)</b> Overview and Future Challenge of FeRAM Technologies Y. Kato, H. Tanaka, K. Isogai, K. Kaibara, Y. Kaneko and Y. Shimada, <i>Matsushita Electric, Japan</i>	<b>14:00 G-1-1 (Invited)</b> Carbon Nanotube via Technologies for Advanced Interconnect Integration M. Nihei <sup>1,2</sup> , A. Kawabata <sup>1,2</sup> , T. Hyakushima <sup>1</sup> , S. Sato <sup>1,2</sup> , T. Nozue <sup>1</sup> , D. Kondo <sup>1,2</sup> , H. Shioya <sup>1,2</sup> , T. Iwai <sup>2,3</sup> , M. Ohfuti <sup>1,2</sup> and Y. Awano <sup>1,2</sup> , <sup>1</sup> Selete, <sup>2</sup> Fujitsu Ltd. and <sup>3</sup> Fujitsu Labs., Japan	<b>14:00 H-1-1 (Invited)</b> Direct Silicon Bonded (DSB) Mixed Orientation Substrate for High Performance Bulk CMOS Technology C. Y. Sung, H. Yin, H. Ng, K. L. Saenger, G. Pfeiffer, V. Chan, R. Zhang, J. Li, J. A. Ott, R. Bendernagel, S. B. Ko, Z. Ren, X. Chen, V. Ku, Z. J. Luo, N. Rovedo, K. Fogel, M. Khare, G. Shahidi and S. Crowder, <i>IBM, USA</i>	<b>14:00 I-1-1 (Invited)</b> GaN-based Quantum Wires, Discs, and Dots with Novel Electronic Properties K. H. Ploog, <i>Paul Drude Inst. for Solid State Electronics, Germany</i>	<b>14:00 J-1-1 (Invited)</b> Towards Metal-gate/high-k Integration for High Performance CMOS Technology E. Cartier, <i>IBM, USA</i>
<b>14:30 A-1-2</b> Infrared detection with silicon nano transistors K. Nishiguchi <sup>1</sup> , Y. Ono <sup>1</sup> , A. Fujiwara <sup>1</sup> , H. Yamaguchi <sup>1</sup> , H. Inokawa <sup>2</sup> and Y. Takahashi <sup>3</sup> , <sup>1</sup> NTT Corp., <sup>2</sup> Shizuoka Univ. and <sup>3</sup> Hokkaido Univ., Japan	<b>14:30 B-1-2 (Invited)</b> All-Optical Switching and Control of Si Photonic Crystal Nanocavities M. Notomi, <i>NTT Corp., Japan</i>	<b>14:30 C-1-2 (Invited)</b> MEMS Packaging for RF Switch T. Seki, <i>OMRON, Japan</i>	<b>14:30 D-1-2</b> Top emission organic light emitting diodes with double metal layer anode C. R. Tsai, F. S. Juang, L. W. Ji, Y. S. Tsai and C. C. Liu, <i>National Formosa Univ., Taiwan</i>	<b>14:30 E-1-2</b> High Power and Stable Oscillations in the RTD Pair Oscillator ICs Fabricated with Metamorphic RTDs K. Maezawa <sup>1</sup> , Y. Ookawa <sup>1</sup> , S. Kishimoto <sup>1</sup> , T. Mizutani <sup>1</sup> , M. Takakusaki <sup>2</sup> and H. Nakata <sup>2</sup> , <sup>1</sup> Nagoya Univ. and <sup>2</sup> Nippon Mining & Metals Co., Ltd., Japan	<b>14:30 F-1-2</b> Full-Bit Functional, High-Density 8Mb 1T-1C FRAM Embedded Within a Low-Power 130nm Logic Process K. R. Udayakumar <sup>1</sup> , T. S. Moise <sup>1</sup> , S. R. Summerfelt <sup>1</sup> , F. G. Celi <sup>1</sup> , G. Shinn <sup>1</sup> , K. Boku <sup>1</sup> , K. Remack <sup>1</sup> , A. Haider <sup>1</sup> , D. Anderson <sup>1</sup> , J. Gertas <sup>1</sup> , Y. Obeng <sup>1</sup> , G. Albrecht <sup>1</sup> , J. S. Martin <sup>1</sup> , J. Rodriguez <sup>1</sup> , B. Khan <sup>1</sup> , S. Aggarwal <sup>1</sup> , N. Schauer <sup>1</sup> , H. McAdams <sup>1</sup> , and A. Mckerrow <sup>1</sup> , J. Eliason <sup>2</sup> , J. Groat <sup>2</sup> , R. Bailey <sup>2</sup> , G. R. Fox <sup>2</sup> , E. Jabillo <sup>2</sup> and J. Walbert <sup>2</sup> , <sup>1</sup> Texas Instruments Inc. and <sup>2</sup> Ramtron International Corp., USA	<b>14:30 G-1-2</b> Ti-barrier Metal for Robust and Reliable 45nm Node Porous Low-k/Copper Interconnects K. Higashi <sup>1</sup> , H. Yamaguchi <sup>1</sup> , T. Yosho <sup>1</sup> , A. Sakata <sup>1</sup> , S. Omoto <sup>1</sup> , S. Yamashita <sup>1</sup> , T. Fujimaki <sup>1</sup> , Y. Enomoto <sup>2</sup> , N. Matsunaga <sup>1</sup> and H. Shibata <sup>1</sup> , <sup>1</sup> Toshiba Corp. and <sup>2</sup> Sony Corp., Japan	<b>14:30 H-1-2 (Invited)</b> Strained-Silicon Transistors with Silicon-Carbon Source/Drain Y. C. Yeo, <i>National Univ. of Singapore, Singapore</i>	<b>14:30 I-1-2 (Invited)</b> Functions and Device Applications of Quantum-sized Silicon N. Koshida, <i>Tokyo Univ. of Agriculture and Technology, Japan</i>	
<b>14:45 A-1-3</b> High-Resolution Measurement of Ultra-Shallow Structures by Scanning Spreading Resistance Microscopy L. Zhang, K. Ohuchi, K. Adachi, M. Tomita, K. Ishimaru, M. Takayanagi and A. Nishiyama, <i>Toshiba Corp., Japan</i>			<b>14:45 D-1-3</b> The Experiment and Simulation Study Top Emission PLEDs Using LiF/Ag/ITO Cathode C. W. Teng <sup>1</sup> , Y. H. Lu <sup>1</sup> , Y. C. Tsai <sup>1</sup> , K. Y. Chang <sup>1</sup> , S. H. Chou <sup>1</sup> , K. C. Liu <sup>1</sup> , L. C. Chen <sup>2</sup> , Y. C. Fang <sup>3</sup> and H. E. Huang <sup>3</sup> , <sup>1</sup> Chang Gung Univ., <sup>2</sup> DELTA OPTOELECTRONICS and <sup>3</sup> CSIST, Taiwan	<b>14:45 E-1-3</b> High-speed and Low-Power NRZ Delayed Flip-Flop Circuit Using RTD/HEMT Integration Technology H. Kim, S. Yeon and K. Seo, <i>Seoul National Univ., Korea</i>	<b>14:50 F-1-3</b> Formation of Ferroelectric Sr <sub>2</sub> (Ta <sub>1-x</sub> , Nb <sub>x</sub> ) <sub>2</sub> O <sub>7</sub> Thin Film on Amorphous SiO <sub>2</sub> by Microwave-Excited Plasma Enhanced Metalorganic Chemical Vapor Deposition I. Takahashi, K. Funaiwa, K. Azumi, S. Yamashita, Y. Shirai, M. Hirayama, A. Teramoto, S. Sugawa and T. Ohmi, <i>Tohoku Univ., Japan</i>	<b>14:50 G-1-3</b> Key mechanisms for improved EM lifetime of CoWP capped Cu interconnects Y. Kakuhara <sup>1</sup> , N. Kawahara <sup>1</sup> , K. Ueno <sup>2</sup> and N. Oda <sup>1</sup> , <sup>1</sup> NEC Corp. and <sup>2</sup> Shibaura Inst. of Tech., Japan			<b>14:40 J-1-2</b> Demonstration of Low Vt NMOSFETs Using Thin HfLaO in ALD TiN/HfSiO Gate Stack C. S. Park <sup>1</sup> , S. C. Song <sup>1</sup> , G. Bersuker <sup>1</sup> , H. N. Alshareef <sup>2</sup> , B. S. Ju <sup>1</sup> , P. Majhi <sup>3</sup> , B. H. Lee <sup>4</sup> , R. Jammy <sup>4</sup> , H. K. Park <sup>5</sup> , M. S. Joo <sup>6</sup> , J. Pu <sup>6</sup> and B. J. Cho <sup>6</sup> , <sup>1</sup> SEMATECH, <sup>2</sup> Texas Instruments, <sup>3</sup> Intel, <sup>4</sup> IBM Assignee, <sup>5</sup> GIST and <sup>6</sup> NUS, USA

**Room 411/412 (A)**

**15:00 A-1-4**  
Imaging of interference between incident and reflected electron waves at an InAs/GaSb heterointerface by low-temperature scanning tunneling spectroscopy  
K. Suzuki<sup>1</sup>, K. Kanisawa<sup>1</sup>, S. Perraud<sup>1,2</sup>, M. Ueki<sup>3</sup>, K. Takashina<sup>1</sup> and Y. Hirayama<sup>1,4,5</sup>,  
<sup>1</sup>NTT Corp., <sup>2</sup>CNRS, <sup>3</sup>NTT Electronics Techno Corp., <sup>4</sup>SORST-JST and <sup>5</sup>Tohoku Univ., Japan

**Room 413 (B)**

**15:00 B-1-3**  
Photonic Crystal Nanocavity Continuous-wave Laser Operation at Room Temperature  
M. Nomura, S. Iwamoto, K. Watanabe, N. Kumagai, Y. Nakata, S. Ishida and Y. Arakawa, *Univ. of Tokyo, Japan*

**Room 414/415 (C)**

**15:00 C-1-3**  
A Capacitive-Sensing Scheme for Control of Adaptive MEMS Device Stacked on CMOS LSI  
T. Shimamura<sup>1</sup>, H. Morimura<sup>1</sup>, K. Kuwabara<sup>1</sup>, N. Sato<sup>1</sup>, J. Terada<sup>1</sup>, M. Ugajin<sup>1</sup>, S. Shigematsu<sup>1</sup>, K. Machida<sup>2</sup>, M. Nakanishi<sup>1</sup> and H. Ishii<sup>1</sup>, <sup>1</sup>NTT Microsystem Integration Labs. and <sup>2</sup>NTT Advanced Technology Corp., Japan

**15:20 C-1-4**  
Equivalent Circuit Model for On-Chip Variable Inductor  
T. Yammouch, K. Ishida, K. Okada and K. Masu, *Tokyo Tech, Japan*

**Room 416/417 (D)**

**15:00 D-1-4**  
Simulation for double ultra-thin separately doped red organic light-emitting diode  
S. H. Wang<sup>1</sup>, T. S. Li<sup>1</sup>, F. S. Juang<sup>2</sup> and Y. S. Tsai<sup>2</sup>, <sup>1</sup>Kun-Shan Univ. and <sup>2</sup>National Formosa Univ., Taiwan

**15:15 D-1-5**  
Black film improving the contrast ratio of organic light emitting diodes  
Y. L. Wu<sup>1</sup>, Y. C. Lin<sup>1</sup>, F. S. Juang<sup>2</sup> and Y. K. Su<sup>3</sup>, <sup>1</sup>National Changhua Univ. of Education, <sup>2</sup>National Formosa Univ. and <sup>3</sup>National Cheng Kung Univ., Taiwan

**Room 418 (E)**

**15:00 E-1-4**  
Effect of flatness of heterointerfaces on device performance of InP-based HEMTs  
I. Watanabe<sup>1</sup>, K. Shinohara<sup>1</sup>, T. Kitada<sup>2</sup>, S. Shimomura<sup>2</sup>, A. Endoh<sup>3</sup>, Y. Yamashita<sup>3</sup>, T. Mimura<sup>3</sup>, S. Hiyamizu<sup>2</sup> and T. Matsui<sup>1</sup>, <sup>1</sup>National Inst. of Information and Communications Technology, <sup>2</sup>Osaka Univ. and <sup>3</sup>Fujitsu Labs. Ltd., Japan

**15:15 E-1-5**  
Thermally-stable gate technologies for InAlAs/InGaAs/InP HEMTs  
L. Wang, W. Zhao and I. Adesida, *Univ. of Illinois at Urbana Champaign, USA*

**15:30 E-1-6**  
The Gate Length Reducing Process for Pseudomorphic In<sub>0.52</sub>Al<sub>0.48</sub>As/In<sub>0.7</sub>Ga<sub>0.3</sub>As HEMTs  
S. J. Yeon, J. Lee, G. Seol and K. Seo, *Seoul National Univ., Korea*

**Room 419 (F)**

**15:10 F-1-4**  
Robust 2-D Stack Capacitor Technologies for 64Mb 1T1C FRAM  
J. Y. Jung, H. J. Joo, J. H. Park, S. K. Kang, H. S. Kim, D. Y. Choi, J. H. Kim, Y. S. Lee, Y. M. Kang, S. Y. Lee, H. S. Jeong and K. Kim, *Samsung Electronics Co., Ltd., Korea*

**15:30 F-1-5**  
Impact of (111)-Oriented SrRuO<sub>3</sub>/Pt Tailored Electrode for Highly Reproducible Preparation of MOCVD-PZT Film for High Density FeRAM  
N. Menou, H. Kuwabara and H. Funakubo, *Tokyo Tech, Japan*

**Room 501 (G)**

**15:10 G-1-4**  
A MOCVD TiSiN/Ta Barrier Metal for Improved EM Performance and Low Via/line Resistance using Direct Contact Via (DCV) Process for Sub-65 nm Technology  
H. C. Lee<sup>1</sup>, S. J. Joo<sup>1</sup>, I. C. Baek<sup>1</sup>, C. Shim<sup>1</sup>, J. H. Hong<sup>1</sup>, J. W. Han<sup>1</sup>, K. H. Kim<sup>1</sup> and Y. M. Kim<sup>2</sup>, <sup>1</sup>Dongbu Electronics and <sup>2</sup>Hongik Univ., Korea

**15:30 G-1-5**  
Modeling and Characterization of the On-chip Interconnects  
R. Kumar<sup>1</sup>, S. C. Rustagi<sup>1</sup>, S. Sun<sup>1</sup>, K. Mouthaan<sup>2</sup> and T. K. S. Wong<sup>3</sup>, <sup>1</sup>Inst. of Microelectronics, <sup>2</sup>National Univ. of Singapore and <sup>3</sup>Nanyang Technological Univ., Singapore

**Room 502 (H)**

**15:00 H-1-3**  
Effect of Tensile Strain on Gate and Substrate Currents of strained-Si n-MOSFETs  
T. Hoshii, S. Sugahara and S. Takagi, *Univ. of Tokyo, Japan*

**15:20 H-1-4**  
Sub-30 nm Strained P-Channel FinFETs with Condensed SiGe Source/Drain Stressors  
K. M. Tan<sup>1</sup>, T. Y. Liow<sup>1,2</sup>, R. T. Lee<sup>1</sup>, K. J. Chui<sup>1</sup>, C. H. Tung<sup>2</sup>, N. Balasubramanian<sup>2</sup>, G. S. Samudra<sup>1</sup>, W. J. Yoo<sup>1</sup> and Y. C. Yeo<sup>1</sup>, <sup>1</sup>National Univ. of Singapore and <sup>2</sup>Inst. of Microelectronics, Singapore

**15:40 H-1-5**  
Evaluating Strained/Relaxed-Ge, Strained-Si, Strained-SiGe For Future Nanoscale p-MOSFETs.  
T. Krishnamohan<sup>1</sup>, D. Kim<sup>1</sup>, C. Jungemann<sup>2</sup>, Y. Nishi<sup>1</sup> and K. C. Saraswat<sup>1</sup>, <sup>1</sup>Stanford Univ. and <sup>2</sup>Univ. of the Armed Forces, USA

**Room 511/512 (I)**

**15:00 I-1-3**  
Uniform Self-Formation of High-Density InAs Quantum Dots by InGaAs Embedding Growth  
S. Tonomura<sup>1</sup>, M. Tomita<sup>1</sup> and K. Yamaguchi<sup>1</sup>, *Univ. of Electro-Communications, Japan*

**15:15 I-1-4**  
Individual cathode luminescence spectroscopy of zinc oxide particles based on in situ transmission electron microscopy  
M. Ohyama<sup>1</sup> and T. Kizuka<sup>1,2</sup>, <sup>1</sup>Univ. of Tsukuba and <sup>2</sup>JST, Japan

**15:30 I-1-5**  
Facile Fabrication of Gold Nanoparticle-Titanium Oxide Alternate Assemblies by Surface Sol-Gel Process and Their Photoresponsive Properties  
T. Arakawa, T. Kawahara, T. Akiyama and S. Yamada, *Kyushu Univ., Japan*

**Small Auditorium (J)**

**15:00 J-1-3**  
Wide Controllability of Flatband Voltage in La<sub>2</sub>O<sub>3</sub> Gate Stack Structures - Remarkable Advantages of La<sub>2</sub>O<sub>3</sub> over HfO<sub>2</sub> -  
K. Ohmori<sup>1</sup>, P. Ahmet<sup>2</sup>, K. Shiraishi<sup>3</sup>, K. Yamabe<sup>3</sup>, H. Watanabe<sup>4</sup>, Y. Akasaka<sup>5</sup>, N. Umezawa<sup>1</sup>, K. Nakajima<sup>1</sup>, M. Yoshitake<sup>1</sup>, T. Nakayama<sup>6</sup>, K. S. Chang<sup>7</sup>, K. Kakushima<sup>2</sup>, Y. Nara<sup>5</sup>, M. L. Green<sup>7</sup>, H. Iwai<sup>2</sup>, K. Yamada<sup>8</sup> and T. Chikyow<sup>1</sup>, <sup>1</sup>National Inst. for Materials Science, <sup>2</sup>Tokyo Tech, <sup>3</sup>Univ. of Tsukuba, <sup>4</sup>Osaka Univ., <sup>5</sup>Selete, <sup>6</sup>Chiba Univ., <sup>7</sup>National Inst. of Standards and Technology and <sup>8</sup>Waseda Univ., Japan

**15:20 J-1-4**  
Study of La Concentration Dependent V<sub>FB</sub> Shift in Metal/HfLaOx/Si Capacitors  
Y. Yamamoto, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

**15:40 J-1-5**  
High quality La aluminates/Si (100) interface realized by passivation of Si dangling bonds with 1monolayer epitaxial SrSi<sub>2</sub>  
A. Takashima, Y. Nishikawa, T. Shimizu, D. Matsushita, M. Suzuki, T. Yamaguchi and N. Fukushima, *Toshiba Corp., Japan*

Break

Break

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 1: Advanced Gate Stack / Si Processing Science</b>
A-2: Novel Optical Devices (16:15-18:00) Chairs: T. Usuki (Fujitsu Labs.) Y. Ohno (Tohoku Univ.)	B-2: Special Session ; Photonic Crystals and Si Photonics II (16:15-18:00) Chairs: O. Wada (Kobe Univ.) H. Yamada (NEC)	C-2: Wireless Interconnect (16:30-17:30) Chairs: M. Horiguchi (Renesas) R. Fujimoto (Toshiba)  C-2: Wireless Interconnect (17:30-18:10) Chairs: R. Fujimoto (Toshiba) T. Hamasaki (Texas Instruments Japan)	D-2: Organic Light Emitting Diodes and Solar Cells (16:00-17:15) Chairs: Y. Ohmori (Osaka Univ.) T. Sano (Sanyo Electric) T. Someya (Univ. of Tokyo)	E-2: Wide-Bandgap Devices (16:15-17:45) Chairs: Y. Ohno (Univ. of Tokushima) S. Kuroda (Eudina Devices Inc.)	F-2: DRAM (16:15-18:00) Chairs: I. Asano (Elpida) H. S. Jeong (Samsung Electronics)	G-2: Characterization I (16:15-18:00) Chairs: N. Hata (AIST) F. Mizuno (Meisei Univ.)	H-2: CMOS Performance Enhancement Technology II (16:15-18:00) Chairs: F. Boeuf (STMicroelectronics) H. Oda (Renesas)	I-2: Compound Semiconductors (16:15-18:00) Chairs: K.H. Ploog (Paul Drude Inst.) D. Iwai (Fujitsu Labs.)	J-2: FUSI Gate Electrode (16:15-18:00) Chairs: K. Shiraishi (Univ. of Tsukuba) E. Cartier (IBM)
<b>16:15 A-2-1 (Invited)</b> Single Photon Detectors based on Quantum Dot Devices- from Principle of Operation to Single Photon Counting B. E. Kardynal <sup>1</sup> , S. S. Hees <sup>1,2</sup> , P. See <sup>1</sup> , A. J. Shields <sup>1</sup> , I. Farrer <sup>2</sup> and D. A. Ritchie <sup>2</sup> , <sup>1</sup> Toshiba Research Europe and <sup>2</sup> Univ. of Cambridge, UK	<b>16:15 B-2-1 (Invited)</b> Integrated Photonic Network Node-Chip with Photonic Crystals H. Yamada <sup>1,2</sup> , T. Chu <sup>2</sup> , A. Gomyo <sup>1,2</sup> , J. Uchida <sup>1,2</sup> , S. Ishida <sup>3</sup> and Y. Arakawa <sup>3</sup> , <sup>1</sup> NEC Corp., <sup>2</sup> OITDA and <sup>3</sup> Univ. of Tokyo, Japan	<b>16:30 C-2-1</b> 60% Power Reduction in Inductive-Coupling Inter-Chip Link by Current-Sensing Technique K. Niitsu <sup>1</sup> , N. Miura <sup>1</sup> , M. Inoue <sup>1</sup> , Y. Nakagawa <sup>2</sup> , M. Tago <sup>2</sup> , M. Fukaishi <sup>2</sup> , H. Ishikuro <sup>1</sup> and T. Kuroda <sup>1</sup> , <sup>1</sup> Keio Univ. and <sup>2</sup> NEC Corp., Japan	<b>16:00 D-2-1 (Invited)</b> TFT Technologies for Flexible Displays J. Jang, <i>Kyung Hee Univ., Korea</i>	<b>16:15 E-2-1 (Invited)</b> Diamond Electronics- Will it be able to compete with III-Nitrides? E. Kohn, <i>Univ. of Ulm, Germany</i>	<b>16:15 F-2-1 (Invited)</b> Overview and Future Challenges eDRAM Technologies H. Sugimura, T. Wake, K. Inoue, M. Hamada, H. Shirai, S. Arai, M. Takeuchi, T. Sakoh, M. Sakao and T. Tanigawa, <i>NEC Corp., Japan</i>	<b>16:15 G-2-1 (Invited)</b> Ultralow-dielectric Polysilsesquioxane Films with High Modulus and Closed-pore Morphology D. Y. Yoon, <i>Seoul National Univ., Korea</i>	<b>16:15 H-2-1</b> Potential of and Issues with Multiple-Stressor Technology (MST) in High-Performance 45nm Generation Devices T. Miyashita <sup>1</sup> , A. Hatada <sup>1</sup> , Y. Shimamune <sup>1</sup> , T. Owada <sup>2</sup> , N. Tamura <sup>1</sup> , T. Aoyama <sup>1</sup> and S. Satoh <sup>1</sup> , <sup>1</sup> Fujitsu Labs., Ltd. and <sup>2</sup> Fujitsu Ltd., Japan	<b>16:15 I-2-1</b> Electrical Properties of Ge-Doped InSb and InAs on GaAs(111)A Substrate J. Nishinaga, R. Harada, T. Takada, A. Kawaharazuka and Y. Horikoshi, <i>Waseda Univ., Japan</i>	<b>16:15 J-2-1</b> Evaluation of Chemical Structures and Work Function of NiSi near the Interface between Nickel Silicide and SiO <sub>2</sub> A. Ohta <sup>1</sup> , H. Yoshinaga <sup>1</sup> , H. Murakami <sup>1</sup> , D. Azuma <sup>1</sup> , Y. Munetaka <sup>1</sup> , S. Higashi <sup>1</sup> , S. Miyazaki <sup>1</sup> , T. Aoyama <sup>2</sup> , K. Kosaka <sup>2</sup> and K. Shibahara <sup>1</sup> , <sup>1</sup> Hiroshima Univ., <sup>2</sup> Fujitsu Labs. and, Japan
		<b>16:50 C-2-2</b> Inter-chip Transmission Characteristics of Meander Dipole Antennas Integrated in 0.18 μm CMOS UWB Transceiver Chips K. Kimoto, N. Sasaki, M. Nitta, M. Fukuda and T. Kikkawa, <i>Hiroshima Univ., Japan</i>	<b>16:30 D-2-2</b> Efficient Red Electrophosphorescent Devices Based on Iridium Complexes of Fluorinated 1-phenylisoquinoline G. Y. Park, J. H. Seo, D. I. Yoo, Y. K. Kim, Y. S. Kim and Y. Ha, <i>Hongik Univ., Korea</i>				<b>16:35 H-2-2</b> Large Reduction in Standby Power Consumption Achieved with Stress-controlled SRAM Cell Layout H. Kudo <sup>1</sup> , K. Ishikawa <sup>1</sup> , R. Tanabe <sup>1</sup> , H. Fukutome <sup>1</sup> , Y. Mishima <sup>1</sup> , S. Satou <sup>1</sup> , T. Sugii <sup>1</sup> , F. Kihara <sup>2</sup> , M. Okamoto <sup>2</sup> , M. Yoshimura <sup>2</sup> , T. Sugimachi <sup>2</sup> , H. Hashimoto <sup>2</sup> and M. Ohtsuki <sup>2</sup> , <sup>1</sup> Fujitsu Labs., Ltd. and <sup>2</sup> Fujitsu Ltd., Japan	<b>16:30 I-2-2</b> A method for suppressing deep-level emission in ZnSe/Ge/Ge <sub>1-x</sub> Si <sub>x</sub> /Si structure J. T. Ku <sup>1</sup> , T. H. Yang <sup>1</sup> , G. Luo <sup>2</sup> , W. C. Chou <sup>1</sup> , T. Y. Yang <sup>3</sup> and C. Y. Chang <sup>1</sup> , <sup>1</sup> National Chiao Tung Univ., <sup>2</sup> National Nano Device Labs. and <sup>3</sup> Academia Sinica, Taiwan	<b>16:35 J-2-2</b> Pd <sub>2</sub> Si Fully-Silicided Gate: Kinetics of Silicide Formation and Workfunction Tuning T. Hosoi, K. Sano, K. Hosawa and K. Shibahara, <i>Hiroshima Univ., Japan</i>

**Room 411/412 (A)**

**16:45 A-2-2**  
Optical Properties of Dynamically-Modulated Dots and Wires Formed by Surface Acoustic Waves  
T. Sogawa<sup>1</sup>, H. Gotoh<sup>1</sup>, Y. Hirayama<sup>1</sup>, T. Saku<sup>1</sup>, S. Miyashita<sup>2</sup>, P. V. Santos<sup>3</sup> and K. H. Ploog<sup>3</sup>, <sup>1</sup>NTT Corp., <sup>2</sup>NTT Advanced Technology Corp. and <sup>3</sup>Paul Drude Inst., Japan

**17:00 A-2-3**  
Photon Statistics in a Thick Barrier Coupled Quantum Dot  
S. Yamauchi<sup>1,2</sup>, A. Shikantai<sup>1,2</sup>, I. Morohashi<sup>1,2</sup>, S. Furue<sup>1,2</sup>, K. Komori<sup>1,2</sup>, T. Sugaya<sup>1,2</sup> and T. Takagahara<sup>3</sup>, <sup>1</sup>AIST, <sup>2</sup>CREST and <sup>3</sup>Kyoto Inst. of Technology, Japan

**17:15 A-2-4**  
Exciton Rabi Oscillation in InAs/GaAs Coupled Quantum Dot  
K. Goshima<sup>1,2</sup>, K. Komori<sup>1,2</sup>, S. Yamauchi<sup>1,2</sup>, I. Morohashi<sup>1,2</sup> and T. Sugaya<sup>1,2</sup>, <sup>1</sup>AIST and <sup>2</sup>CREST, Japan

**Room 413 (B)**

**16:45 B-2-2**  
Compact Multi-Mode Optical Ring Resonators for Interconnection on Si Chips  
Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

**17:00 B-2-3**  
Silicon Optical Modulators in Silicon-on-Insulator (SOI) Substrate Based on the p-i-n Waveguide Structure  
M. T. Hsu and R. W. Chuang, *National Cheng Kung Univ., Taiwan*

**17:15 B-2-4**  
Low Temperature Fabrication of Monolithic Mach-Zehnder Optical Modulator on Silicon using Sputtered (Ba,Sr)TiO<sub>3</sub> and Mechanism of Transient Response  
M. Suzuki, K. Nagata, Y. Tanushi and S. Yokoyama, *Hiroshima Univ., Japan*

**Room 414/415 (C)**

**17:10 C-2-3**  
On-Chip Yagi Antenna for Wireless Signal Transmission in Stacked MCP  
K. Ohashi<sup>1</sup>, T. Yamouchi<sup>1</sup>, M. Kimura<sup>1</sup>, H. Ito<sup>1</sup>, K. Okada<sup>1</sup>, K. Ishida<sup>1</sup>, K. Itoi<sup>2</sup>, M. Sato<sup>2</sup>, T. Ito<sup>2</sup> and K. Masu<sup>1</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>Fujikura Ltd., Japan

**Room 416/417 (D)**

**16:45 D-2-3**  
Efficiency improvement in flexible phosphorescent organic light-emitting diode  
S. Y. Su<sup>1</sup>, Y. S. Tsai<sup>1</sup>, F. S. Juang<sup>1</sup>, L. W. Ji<sup>1</sup>, S. H. Wang<sup>2</sup> and Y. K. Su<sup>3</sup>, <sup>1</sup>National Formosa Univ., <sup>2</sup>Kun-Shan Univ. and <sup>3</sup>National Cheng Kung Univ., Taiwan

**17:00 D-2-4**  
Energy Transfer Employing Europium Complex and Blue Phosphorescent Dye and Application for White Organic Light-Emitting Diodes  
Y. Hino, H. Kajii and Y. Ohmori, *Osaka Univ., Japan*

**17:15 D-2-5**  
Formation of bulk-heterojunction structure in organic bilayer solar cells by heat treatment  
T. Osasa, S. Yamamoto and M. Matsumura, *Osaka Univ., Japan*

**Room 418 (E)**

**16:45 E-2-2**  
C-band GaN-FET Power Amplifiers with 160-W Output Power  
Y. Okamoto, A. Wakejima, K. Matsunaga, Y. Ando, T. Nakayama, K. Ota and H. Miyamoto, *NEC Corp., Japan*

**17:00 E-2-3**  
GaN-based Direct-coupled FET Logic (DCFL) Digital Circuits Operating at 375°C  
Y. Cai, Z. Cheng, Z. Yang, C.W. Tang, K.M. Lau, K.J. Chen, *Hong Kong University of Science and Technology, Hong Kong*

**17:15 E-2-4**  
Effects of Growth Temperature of a GaN Cap Layer on Electrical Properties of AlGaIn/GaN HFETs  
T. Deguchi<sup>1</sup>, M. Yamashita<sup>1</sup>, E. Waki<sup>1</sup>, A. Nakagawa<sup>1</sup>, H. Ishikawa<sup>2</sup> and T. Egawa<sup>2</sup>, <sup>1</sup>New Japan Radio Co., Ltd. and <sup>2</sup>Nagoya Inst. of Technology, Japan

**Room 419 (F)**

**16:45 F-2-2**  
A Highly Reliable MIM Technology with non-Crystallized HfO<sub>x</sub> Dielectrics Using Novel MOCVD Stacked TiN Bottom Electrodes  
T. Ohtsuka<sup>2</sup>, Y. Shibata<sup>1</sup>, H. Arai<sup>1</sup>, H. Ichimura<sup>1</sup>, S. Matsuyama<sup>1</sup>, K. Uchiyama<sup>1</sup>, J. Suzuki<sup>1</sup>, A. Tsuzumitani<sup>1</sup>, K. Yoneda<sup>1</sup>, Y. Hashimoto<sup>1</sup>, T. Nakabayashi<sup>1</sup> and E. Fujii<sup>1</sup>, <sup>1</sup>Matsushita Electric and <sup>2</sup>Panasonic Semiconductor Engineering Co., Ltd., Japan

**17:05 F-2-3**  
Robust and Cost-Effective MIS-Al<sub>2</sub>O<sub>3</sub>/SiON Double-Layered Capacitor Technology for Sub-90 nm DRAMs  
O. Tonomura, H. Hamamura and H. Miki, *Hitachi Ltd., Japan*

**17:25 F-2-4**  
Diffusion Barrier Characteristics of TiSix/TiN for Tungsten Dual Poly Gate in DRAM  
M. G. Sung, K. Y. Lim, H. J. Cho, S. R. Lee, S. A. Jang, Y. S. Kim, M. S. Joo, J. H. Lee, T. Y. Kim, H. S. Yang, S. H. Pyi and J. W. Kim, *Hynix Corp., Korea*

**Room 501 (G)**

**16:45 G-2-2**  
SiOCH Films with Hydrocarbon Network Bonds: First-Principles Investigation  
N. Tajima<sup>1</sup>, T. Hamada<sup>2</sup>, T. Ohno<sup>1</sup>, K. Yoneda<sup>3</sup>, S. Kondo<sup>3</sup>, N. Kobayashi<sup>3</sup>, M. Shinriki<sup>4</sup>, K. Miyazawa<sup>4</sup>, K. Sakota<sup>4</sup>, S. Hasaka<sup>4</sup> and M. Inoue<sup>4</sup>, <sup>1</sup>NIMS, <sup>2</sup>Univ. of Tokyo, <sup>3</sup>Selete and <sup>4</sup>Taiyo Nippon Sanso Corp., Japan

**17:05 G-2-3**  
Nondestructive characterization of temperature-dependent backbone Si-O-Si structure in porous silica films by in-situ Fourier-transform infrared spectroscopy  
S. Takada<sup>1</sup>, N. Hata<sup>1,2</sup>, X. Li<sup>1</sup>, N. Fujii<sup>3</sup>, T. Nakayama<sup>3</sup> and T. Kikkawa<sup>2,4</sup>, <sup>1</sup>ASRC-AIST, <sup>2</sup>MIRAI-ASRC-AIST, <sup>3</sup>MIRAI-ASET and <sup>4</sup>Hiroshima Univ., Japan

**17:25 G-2-4**  
Characterization of Low-k Interconnect Dielectrics by EELS  
Y. Otsuka<sup>1</sup>, M. Shimada<sup>2</sup>, N. Kawasaki<sup>1</sup> and S. Ogawa<sup>2</sup>, <sup>1</sup>Toray Research Center Inc. and <sup>2</sup>Selete, Japan

**Room 502 (H)**

**16:55 H-2-3**  
Layout Independent Transistor with Stress-controlled and Highly Manufacturable STI Process  
K. Horita, M. Ishibashi, H. Umeda, T. Kawahara, T. Ikeda, T. Yamashita, T. Kuroi and Y. Inoue, *Renesas Technology Corp., Japan*

**17:15 H-2-4**  
A Full Analytical Model to evaluate Strain Induced by CESL on MOSFET Performances  
F. Payet<sup>1</sup>, F. Boeuf<sup>1</sup>, C. Ortolland<sup>2</sup> and T. Skotnicki<sup>1</sup>, <sup>1</sup>STMicroelectronics and <sup>2</sup>Philips Semiconductors, France

**Room 511/512 (I)**

**16:45 I-2-3**  
Effect of Hydrogen in Zinc Oxide Thin-Film Transistor grown by MOCVD  
J. Jo<sup>1</sup>, O. Seo<sup>2</sup>, E. Jeong<sup>1</sup>, H. Seo<sup>1</sup>, B. Lee<sup>3</sup> and Y. I. Choi<sup>1</sup>, <sup>1</sup>Ajou Univ., <sup>2</sup>NFC and <sup>3</sup>CDA Co., Ltd., Korea

**17:00 I-2-4**  
The Effect of As<sub>2</sub> and As<sub>4</sub> Molecule Beam Species on MBE Grown GaN<sub>x</sub>As<sub>1-x</sub>/GaAs MQW by Modulated N Radical Beam Source  
M. Kakino<sup>1</sup>, K. Fujii<sup>1</sup>, K. Takao<sup>1</sup>, H. Miyagawa<sup>1</sup>, N. Tsurumachi<sup>1</sup>, H. Itoh<sup>1</sup>, S. Nakanishi<sup>1</sup>, H. Akiyama<sup>2</sup> and S. Koshiba<sup>1</sup>, <sup>1</sup>Kagawa Univ. and <sup>2</sup>Univ. of Tokyo, Japan

**17:15 I-2-5**  
GaN Heteroepitaxy on Si(111) substrates Using AlN/AlGaIn Superlattice Buffer Layers  
T. Akasaka, Y. Kobayashi and T. Makimoto, *NTT Corp., Japan*

**Small Auditorium (J)**

**16:55 J-2-3**  
Workfunction Adjustment Using Thin Metal Film (Ti, Pd) under FUSI Gate Electrode and Laser Annealing  
Y. Huang<sup>1,2,3</sup>, K. L. Pey<sup>1</sup>, D. Z. Chi<sup>3</sup>, K. K. Ong<sup>1</sup>, P. S. Lee<sup>1</sup> and I. S. Goh<sup>2</sup>, <sup>1</sup>Nanyang Technological Univ., <sup>2</sup>Systems on Silicon Manufacturing Co. Pte. Ltd. and <sup>3</sup>Inst. of Material Research & Engineering, Singapore

**17:15 J-2-4**  
The first principles calculations of fermi level pinning in FUSI-PtSi/HfO<sub>2</sub>/Si system induced by local distortion of HfO<sub>2</sub>  
M. Ikeda<sup>1</sup>, G. Kresse<sup>2</sup>, M. Kadoshima<sup>1</sup>, T. Nabatame<sup>1</sup>, H. Satake<sup>1</sup> and A. Toriumi<sup>3,4</sup>, <sup>1</sup>MIRAI-ASET, <sup>2</sup>Univ. Wien, <sup>3</sup>MIRAI-AIST and <sup>4</sup>Univ. of Tokyo, Japan

**Room 411/412 (A)**

**17:30 A-2-5**  
Study of Basic Characteristics of Spin-Photodiode Consisting of III-V p-n Heterojunction  
J. Hayafuji, T. Kondo and H. Munekata,  
*Tokyo Tech, Japan*

**Room 413 (B)**

**17:30 B-2-5**  
Light emission from two junction Si CMOS LED's (450nm - 750nm) with two order increase in emission intensity-Applications for next generation silicon-based optoelectronics  
L. W. Snyman<sup>1</sup>, M. du Plessis<sup>2</sup> and H. Aharoni<sup>3</sup>, <sup>1</sup>*Tshwane Univ. of Technology*, <sup>2</sup>*Univ. of Pretoria* and <sup>3</sup>*Ben Gurion Univ. of the Negev, South Africa*

**Room 414/415 (C)**

**17:30 C-2-4**  
On-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection  
N. Sasaki, M. Fukuda, M. Nitta, K. Kimoto and T. Kikkawa,  
*Hiroshima Univ., Japan*

**Room 416/417 (D)**

**17:30 D-2-6**  
Build-on Technology of Bi-Directional Optical Communication System using Bi-Functional Organic Diodes  
H. Okada, Y. Matsushita, S. Naka and H. Onnagawa, *Univ. of Toyama, Japan*

**Room 418 (E)**

**17:30 E-2-5**  
The High Temperature Thermally Treated SiNx Passivation of AlGaIn/GaN HEMT using Remote PECVD  
J. C. Her<sup>1</sup>, D. H. Kim<sup>1</sup>, S. W. Kim<sup>1</sup>, K. C. Jang<sup>1</sup>, J. H. Lee<sup>2</sup> and J. E. Oh<sup>3</sup>, <sup>1</sup>*Seoul National Univ.*, <sup>2</sup>*THELEDS Co., LTD.* and <sup>3</sup>*Hanyang Univ., Korea*

**17:45 A-2-6**

Resonant Terahertz Detection Based on High-electron-mobility Transistor with Schottky Source/Drain Contact  
A. Satou<sup>1</sup>, V. Ryzhii<sup>1</sup>, T. Otsuji<sup>2</sup> and M. S. Shur<sup>3</sup>, <sup>1</sup>*Univ. of Aizu*, <sup>2</sup>*Tohoku Univ.* and <sup>3</sup>*Rensselaer Polytechnic Inst., Japan*

**17:50 C-2-5**

A 0.18  $\mu\text{m}$  CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System  
M. Fukuda, P. K. Saha, N. Sasaki, M. Nitta and T. Kikkawa,  
*Hiroshima Univ., Japan*

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

**Room 419 (F)****17:45 F-2-5**

Gate Workfunction Engineering of Bulk FinFETs for Sub-50 nm DRAM Cell Transistors  
K. H. Park, K. R. Han, Y. M. Kim and J. H. Lee, *Kyungpook National Univ., Korea*

**Room 501 (G)****17:45 G-2-5**

Local Bonding Structure of High-Stress Silicon Nitride Film modified by UV Curing for Strained-Silicon Technology beyond 45nm Node SoC Devices  
Y. Miyagawa<sup>1</sup>, T. Murata<sup>1</sup>, Y. Nishida<sup>1</sup>, T. Nakai<sup>1</sup>, A. Uedono<sup>2</sup>, N. Hattori<sup>1</sup>, M. Matsuura<sup>1</sup>, K. Asai<sup>1</sup> and M. Yoneda<sup>1</sup>, <sup>1</sup>*Renesas Technology Corp.* and <sup>2</sup>*Univ. of Tsukuba, Japan*

**Room 502 (H)**

**17:35 H-2-5**  
56% pMOSFETs Drive Current Enhancement from Optimized Compressive Contact Etching Stop Layer (CESL) for 45nm Node CMOS  
K. H. Lee, C. T. Huang, W. H. Hung, L. S. Jeng, S. F. Ting, M. L. Tseng, J. C. Wu, T. M. Shen, O. Cheng and C. W. Liang, *United Microelectronics Corp., Taiwan*

**Room 511/512 (I)**

**17:30 I-2-6**  
Strong Ultraviolet Emission from InGaIn/AlGaIn Multi Quantum Well Grown by Multi-step Process  
H. G. Chen, H. H. Yao, J. T. Chu, N. F. Hsu, T. C. Lu, H. C. Kuo and S. C. Wang, *National Chiao Tung Univ., Taiwan*

**17:45 I-2-7**

Hexagonal Boron Nitride Heteroepitaxial Layers on Graphitized 6H-SiC Substrate Grown by Metalorganic Vapor Phase Epitaxy  
Y. Kobayashi<sup>1</sup>, H. Hibino<sup>1</sup>, T. Nakamura<sup>2</sup>, T. Akasaka<sup>1</sup>, T. Makimoto<sup>1</sup> and N. Matsumoto<sup>2</sup>, <sup>1</sup>*NTT Corp.* and <sup>2</sup>*Shonan Inst. of Technology, Japan*

**Small Auditorium (J)**

**17:35 J-2-5**  
Si-Capped Annealing of HfO<sub>2</sub>-based Dielectrics for Suppressing Interface Layer Growth and Oxygen Out-Diffusion  
M. Takahashi<sup>1</sup>, H. Satake<sup>1</sup>, M. Kadoshima<sup>1</sup>, A. Ogawa<sup>1</sup>, K. Iwamoto<sup>1</sup>, H. Ota<sup>2</sup>, T. Nabatame<sup>1</sup> and A. Toriumi<sup>2,3</sup>, <sup>1</sup>*MIRAI-ASET*, <sup>2</sup>*MIRAI-ASRC* and <sup>3</sup>*Univ. of Tokyo, Japan*

18:30-20:30 Bauquet/Young Award (Intercontinental Hotel, Pacific 3F)

Thursday, September 14

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>	<b>Area 3: CMOS Devices/Device Physics</b>				<b>Area 1: Advanced Gate Stack / Si Processing Science</b>
A-3: MEMS and NEMS : Fabrication (9:00-10:30) Chairs: T. Nishimoto (Shimadzu) T. Ono (Tohoku Univ.)	B-3: LEDs and Lasers (9:00-10:30) Chairs: M. Ezaki (Toshiba) M. Sugawara (Fujitsu Labs.)	C-3: Toward Next Generation Systems (9:00-9:40) Chairs: H. Yamauchi (Sanyo Electric) H. Kobayashi (Gunma Univ.)	D-3: Organic Materials and Device Physics I (9:00-10:30) Chairs: K. Kato (Niigata Univ.) K. Kudo (Chiba Univ.)	E-3: Sensors and Interface Physics (9:00-10:00) Chairs: T. Hashizume (Hokkaido Univ.) K. Kumakura (NTT)	F-3: Quasi-Ballistic Transport (9:00-10:40) Chairs: Y. Kamakura (Osaka Univ.) K. Kurimoto (Matsushita Electric)				J-3: Characterization of Gate Stack (9:10-10:40) Chairs: S. Miyazaki (Hiroshima Univ.) A. Sakai (Nagoya Univ.)
		C-3: Toward Next Generation Systems (9:40-10:20) Chairs: K. Masu (Tokyo Tech) H. Yamauchi (Sanyo Electric)							
<b>9:00 A-3-1 (Invited)</b> New Approach to Experimental Nanomechanics Using MEMS Technology Y. Isono, <i>Ritsumeikan Univ., Japan</i>	<b>9:00 B-3-1</b> High Brightness and Crack-free InGaN/GaN Light Emitting Diode With AlGaIn Buffer Layer On Si (111) Y. P. Hsu <sup>1</sup> , S. J. Chang <sup>1</sup> , Y. K. Su <sup>1</sup> , W. S. Chen <sup>1</sup> , J. K. Sheu <sup>1</sup> , J. Y. Chu <sup>1</sup> and C. T. Kuo <sup>2</sup> , <sup>1</sup> National Cheng Kung Univ. and <sup>2</sup> Epitech Technology Corp., Taiwan	<b>9:00 C-3-1</b> Large-Scale Quantum Computing Emulation Based on Unitary Macro-Operations Y. Goto and M. Fujishima, <i>Univ. of Tokyo, Japan</i>	<b>9:00 D-3-1 (Invited)</b> Organic Single Crystal Transistors and Interface Control Y. Iwasa, <i>Tohoku Univ., Japan</i>	<b>9:00 E-3-1</b> Performance of open-gate AlGaIn/GaN HFET in various kinds of liquids T. Kokawa, T. Sato and T. Hashizume, <i>Hokkaido Univ., Japan</i>	<b>9:00 F-3-1</b> Ohm's Law from a Transmission Viewpoint K. Natori <sup>1,2</sup> and T. Shimizu <sup>1</sup> , <sup>1</sup> Univ. of Tsukuba and <sup>2</sup> CREST-JST, Japan				<b>9:10 J-3-1 (Invited)</b> High-resolution RBS Analysis of Si-dielectrics Interfaces K. Kimura <sup>1</sup> , Z. Ming <sup>1</sup> , K. Nakajima <sup>1</sup> , M. Suzuki <sup>1</sup> , M. Uematsu <sup>2</sup> , K. Torii <sup>3</sup> , S. Kamiyama <sup>3</sup> , Y. Nara <sup>3</sup> , H. Watanabe <sup>4</sup> , K. Shiraishi <sup>5</sup> , T. Chikyow <sup>6</sup> and K. Yamada <sup>7</sup> , <sup>1</sup> Kyoto Univ., <sup>2</sup> NTT Corp., <sup>3</sup> Selete, <sup>4</sup> Osaka Univ., <sup>5</sup> Univ. of Tsukuba, <sup>6</sup> NIMS and <sup>7</sup> Waseda Univ., Japan
		<b>9:20 C-3-2</b> Random Number Generator with 0.3MHz Generation Rate using Non-Stoichiometric SixN MOSFET M. Matsumoto, R. Ohba, S. Yasuda, K. Uchida, T. Tanamoto and S. Fujita, <i>Toshiba Corp., Japan</i>			<b>9:20 F-3-2</b> A Picture of Quasi-Ballistic Transport in Nanoscale MOSFETs H. Tsuchiya, K. Fujii, T. Mori and T. Miyoshi, <i>Kobe Univ., Japan</i>				

**Room 411/412 (A)****Room 413 (B)****Room 414/415 (C)****Room 416/417 (D)****Room 418 (E)****Room 419 (F)****Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)****9:30 B-3-3**

Fabrication of High Light-Extraction Efficiency LED Using Nanostructures by UV Nanoimprint Lithography and Electrodeposition  
H. Ono<sup>1</sup>, Y. Ono<sup>2</sup>, K. Kasahara<sup>2</sup>, J. Mizuno<sup>1</sup> and S. Shoji<sup>1</sup>, <sup>1</sup>Waseda Univ. and <sup>2</sup>Sumitomo Chemical Co., Ltd, Japan

**9:40 C-3-3**

Nearest-Euclidean-Distance Search Associative Memory Architecture with Fully Parallel Mixed Digital-Analog Match Circuitry  
M. A. Abedin, Y. Tanaka, A. Ahmadi, T. Koide and H. J. Mattausch, <sup>1</sup>Hiroshima Univ., Japan

**9:30 D-3-2**

Decay process of a large surface potential of as-deposited Alq<sub>3</sub> films  
N. Kajimoto, T. Manaka and M. Iwamoto, *Tokyo Tech, Japan*

**9:30 E-3-3**

Modulation of Resistivity of Two-Dimensional Electron Gas in AlGa<sub>N</sub>/Ga<sub>N</sub> Structure  
Y. C. Chang<sup>1</sup>, J. K. Sheu<sup>1</sup> and Y. L. Li<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>National Taiwan Univ., Taiwan

**9:45 A-3-3**

Ultra high aspect ratio sub-micron silicon micromachining by double-passivation deep reactive ion etching  
R. Nagarajan and B. R. Murthy, *Inst. of Microelectronics, Singapore*

**9:45 B-3-4**

Light Emitting Diode Array Prepared by Epitaxial Film Bonding  
T. Suzuki, H. Fujiwara, M. Mutoh, T. Sagimori, H. Kurokawa, T. Igari, T. Kaneto, H. Furuta, I. Abiko, M. Sakuta and M. Ogihara, *Okai Digital Imaging Corp., Japan*

**9:45 D-3-3**

Electronic structure of bathocuproine on metal studied by ultraviolet photoemission spectroscopy  
S. Toyoshima<sup>1,2</sup>, K. Kuwabara<sup>1</sup>, T. Sakurai<sup>1</sup>, T. Taima<sup>2</sup>, K. Saito<sup>2</sup>, H. Kato<sup>3</sup> and K. Akimoto<sup>1</sup>, <sup>1</sup>Tsukuba Univ., <sup>2</sup>AIST and <sup>3</sup>Hirosaki Univ., Japan

**9:45 E-3-4**

Electrical and Optical Properties of an n-Channel Ga<sub>N</sub> Schottky Barrier MISFET  
H. B. Lee, H. I. Cho, H. S. An, J. H. Lee and S. H. Hahm, *Kyungpook National Univ., Korea*

**9:40 F-3-3**

Intrinsic Delay of Nanoscale MOSFETs under Ballistic Transport  
A. Tsuda, T. Kunikiyo, T. Okagaki, T. Watanabe, M. Tanizawa, K. Ishikawa, H. Nunogami and A. Uchida, *Renesas Technology Corp., Japan*

**9:40 J-3-2**

Real-Time Observation of Initial Thermal Oxidation on Si(110)-16x2 Surfaces by O1s Photoemission Spectroscopy Using Synchrotron Radiation  
M. Suemitsu<sup>1</sup>, A. Kato<sup>1</sup>, H. Togashi<sup>1</sup>, A. Konno<sup>1</sup>, Y. Yamamoto<sup>1</sup>, Y. Teraoka<sup>2</sup>, A. Yoshigoe<sup>2</sup> and Y. Narita<sup>3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Japan Atomic Energy Agency and <sup>3</sup>Kyushu Inst. of Technology, Japan

**10:00 A-3-4**

Room Temperature Vacuum Sealing with Au Thin Films Using Ar Beam Surface Activation  
H. Okada, T. Itoh and T. Suga, *Univ. of Tokyo, Japan*

**10:00 B-3-5**

High Performances of 650 nm Resonant Cavity Light Emitting Diodes for Plastic Optical Fiber Applications  
Y. C. Lee<sup>1</sup>, C. E. Lee<sup>1</sup>, S. W. Chiou<sup>2</sup>, H. C. Kuo<sup>1</sup>, T. C. Lu<sup>1</sup> and S. C. Wang<sup>1</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>United Epitaxy Co., Taiwan

**10:00 C-3-4**

Scaling Trends and Mitigation Techniques for Soft Errors in Flip-Flops  
T. Uemura<sup>1</sup>, Y. Tosaka<sup>1</sup>, S. Satoh<sup>1</sup>, K. Takahisa<sup>2</sup> and K. Hatanaka<sup>2</sup>, <sup>1</sup>Fujitsu Labs. Ltd. and <sup>2</sup>Osaka Univ., Japan

**10:00 D-3-4**

Spin injection from magnetic electrodes to organic semiconductors studied by transport and spectroscopic measurements  
T. Shimada, *Univ. of Tokyo, Japan*

**10:00 F-3-4**

The effect of side-traps on ballistic transistor in Kondo regime  
T. Tanamoto, K. Uchida and S. Fujita, *Toshiba Corp., Japan*

**10:00 J-3-3**

Nonlinear Al Concentration Dependence of the HfAlO<sub>x</sub>/Si Conduction Band Offset Studied by Internal Photoemission Spectroscopy  
T. Horikawa<sup>1</sup>, A. Ogawa<sup>2</sup>, K. Iwamoto<sup>2</sup>, K. Okada<sup>2</sup>, H. Ota<sup>1</sup>, T. Nabatame<sup>2</sup> and A. Toriumi<sup>1,3</sup>, <sup>1</sup>MIRAI-ASRC, <sup>2</sup>MIRAI-ASET and <sup>3</sup>Univ. of Tokyo, Japan

**Room 411/412 (A)**

**10:15 A-3-5**  
MEMS Wafer Level  
Packaging by Using  
Surface Activated  
Bonding  
Y. Takegawa,  
T. Baba, T. Okudo and  
Y. Suzuki, *Matsushita  
Electric Works, Ltd.,  
Japan*

**Room 413 (B)**

**10:15 B-3-6**  
InP-Based Quantum  
Cascade Lateral  
Grating Distributed  
Feedback Lasers  
K. Kennedy,  
D. G. Revin,  
A. B. Krysa,  
K. M. Groom,  
L. R. Wilson,  
J. W. Cockburn and  
R. Hogg, *Univ. of  
Sheffield, UK*

**Room 414/415 (C)****Room 416/417 (D)****Room 418 (E)****Room 419 (F)****Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

**10:20 J-3-4**  
Electric characteristics  
of Si<sub>3</sub>N<sub>4</sub> films formed  
by directly radical  
nitridation on Si (110)  
and Si (100) surfaces  
M. Higuchi<sup>1</sup>,  
T. Aratani<sup>1</sup>,  
T. Hamada<sup>1</sup>,  
A. Teramoto<sup>1</sup>,  
T. Hattori<sup>1,2</sup>,  
S. Sugawa<sup>1</sup>, T. Ohmi<sup>1</sup>,  
S. Shinagawa<sup>2</sup>,  
H. Nohira<sup>2</sup>,  
E. Ikenaga<sup>3</sup> and  
K. Kobayashi<sup>3</sup>,  
<sup>1</sup>*Tohoku Univ.*,  
<sup>2</sup>*Musashi Inst. of  
Technology and*  
<sup>3</sup>*JASRI/SPring8,  
Japan*

**Break**

**Short Presentation  
P11 and P8  
(10:45-12:15)**  
Chair: H. Tabata  
(Osaka Univ.)

**Short Presentation  
P7 and P4  
(10:45-12:15)**  
Chair: M. Sugawara  
(Fujitsu Labs.)

**Short Presentation  
P5 and P2  
(10:45-12:15)**  
Chair: H. Kobayashi  
(Gunma Univ.)

**Area 10: Organic  
Materials Science,  
Device Physics, and  
Applications**

D-4: Organic Materials  
and Device Physics II  
(10:45-11:30)  
Chairs: M. Iwamoto  
(Tokyo Tech)  
K. Kato  
(Niigata Univ.)

**10:45 D-4-1**  
Self Assembled  
Viologen Modified  
Electrode as Mediator  
of Glucose Sensor  
D. Y. Lee<sup>1</sup>, A. K.  
M. Kafi<sup>1</sup>, S. H. Park<sup>1</sup>,  
D. J. Qian<sup>2</sup> and  
S. Kwon<sup>1</sup>, <sup>1</sup>*Dong-A  
Univ. and* <sup>2</sup>*Fudan  
Univ., Korea*

**11:00 D-4-2**  
Orientation and  
Electrical Conduction  
of Poly(3-  
hexylethiophene) Thin  
Film Prepared by  
Using a Different  
Solution-process  
Method  
S. Mototani, S. Ochiai,  
S. Tanabe, A. Ohashi,  
Y. Uchida, K. Kojima  
and T. Mizutani, *Aichi  
Inst. of Tech., Japan*

**Short Presentation  
P6 and P9  
(10:45-12:15)**  
Chair: M. Kuzuhara  
(Univ. of Fukui)

**Break**

**Short Presentation  
P3  
(10:45-12:15)**  
Chair: H. Oda  
(Renesas)

**Short Presentation  
P1  
(10:45-12:15)**  
Chair: Y. Nara  
(Selete)

**11:15 D-4-3**  
Theoretical  
Investigation of  
Electrical and  
Electronic Properties of  
Carbon Materials  
A. Chutia<sup>1</sup>, Z. Zhu<sup>1</sup>,  
H. Tsuboi<sup>1</sup>,  
M. Koyama<sup>1</sup>,  
A. Endou<sup>1</sup>,  
M. Kubo<sup>1,2</sup>,  
C. A. Del Carpio<sup>1</sup>,  
P. Selvam<sup>1</sup> and  
A. Miyamoto<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and  
<sup>2</sup>PRESTO, Japan

**Short Presentation  
P10  
(11:30-12:30)**  
Chair: **K. Kubo**  
(Chiba Univ.)

## Lunch

13:00-15:00 Poster Session (Room 501, 502, 511/512, 5F)

**Area 8: Advanced  
Material Synthesis  
and Crystal Growth  
Technology**

**Area 7: Photonic  
Devices and Device  
Physics**

**Area 4: Advanced  
Memory Technology**

**Area 2:  
Characterization and  
Materials  
Engineering for  
Interconnect  
Integration**

**Area 1: Advanced  
Gate Stack/Si  
Processing Science**

**Area 9: Physics and  
Applications of Novel  
Functional Materials  
and Devices**

A-5: Nanowires and  
Nanotubes I  
(15:15-16:15)  
Chairs: T. Fukui  
(Hokkaido  
Univ.)  
Y. L. Foo  
(Inst. of  
Materials  
Research &  
Engineering)

B-5: Quantum-dot  
Lasers  
(15:15-16:30)  
Chairs: M. Sugawara  
(Fujitsu Labs.)  
K. Komori  
(AIST)

C-5: ReRAM  
(15:15-16:25)  
Chairs: Y. Ohji  
(Renesas)  
I. Asano  
(Elpida)

D-5: Emerging  
Interconnect  
(15:15-16:15)  
Chairs: T. Yoda  
(Toshiba)  
T. Tatsumi  
(SONY)

E-5: Junction I  
(15:15-16:35)  
Chairs: B. Mizuno  
(UJT Inc.)  
H. Hwang  
(Gwangju Inst.  
of Sci. & Tech.)

F-5: Device Fluctuation  
Analysis  
(15:15-16:35)  
Chairs: Y. Kamakura  
(Osaka Univ.)  
J. C. S. Woo  
(UCLA)

J-5: High-k Dielectrics  
I  
(15:15-16:35)  
Chairs: Y. Tsunashima  
(Toshiba)  
T. Nabatame  
(ASET)

**15:15 A-5-1 (Invited)**  
ZnO Nanorods for  
Electronic Nanodevice  
Applications  
G. C. Yi, W. I. Park,  
J. Yoo, H. J. Kim and  
C. H. Lee, *POSTECH,  
Korea*

**15:15 B-5-1 (Invited)**  
Self-Assembled  
Quantum Dots:  
Engineered Gain  
Medium  
S. Oktyabrsky,  
M. Yakimov,  
J. Van Eerden and  
V. Tokranov,  
*State Univ. of New  
York at Albany, USA*

**15:15 C-5-1 (Invited)**  
Mechanisms of  
Resistance Switching  
Memory Effect in  
Oxides  
M. Kawasaki, *Tohoku  
Univ., Japan*

**15:15 D-5-1 (Invited)**  
Si Nano-photonics for  
LSI on-chip Optical  
Interconnection  
K. Nishi, J. Fujikata,  
H. Yamada, T. Ishi,  
M. Nakada, K. Nose,  
M. Mizuno,  
M. Fukaiishi, Y. Urino  
and K. Ohashi,  
*NEC Corp., Japan*

**15:15 E-5-1**  
Atmospheric In-situ  
Arsenic-Doped SiGe  
Selective Epitaxial  
Growth for Raised  
Extension NMOSFET  
T. Ikuta,  
Y. Miyanami,  
S. Fujita, H. Iwamoto  
and S. Kadomura,  
*Sony Corp., Japan*

**15:15 F-5-1 (Invited)**  
Simulation of Atomic  
Scale Effects and  
Fluctuations in Nano-  
Scale CMOS  
A. Asenov,  
A. R. Brown, G. Roy,  
C. Alexander and  
A. Martinez, *Univ. of  
Glasgow, UK*

**15:15 J-5-1**  
Plasma Nitridation of  
HfO<sub>2</sub> Enabling a 0.9  
nm EOT with High  
Mobility for a Gate  
First MOSFET  
P. D. Kirsch<sup>1</sup>,  
M. Quevedo-lopez<sup>2</sup>,  
S. A. Krishnan<sup>3</sup>,  
C. Krug<sup>3</sup>,  
F. S. Aguirre<sup>4</sup>,  
R. M. Wallace<sup>4</sup>,  
B. H. Lee<sup>1</sup> and  
R. Jammy<sup>1</sup>, <sup>1</sup>IBM,  
<sup>2</sup>Texas Instruments,  
<sup>3</sup>SEMATECH and  
<sup>4</sup>UT-Dallas, Usa

## Lunch

13:00-15:00 Poster Session (Room 501, 502, 511/512, 5F)

**Area 3: CMOS  
Devices/Device  
Physics**

**Area 1: Advanced  
Gate Stack/Si  
Processing Science**

**Room 411/412 (A)**

**15:45 A-5-2**  
Arrangement of Catalyst Islands at Surface Atomic Steps toward Position Control of Nanowires  
H. Hibino, K. Tateno and Y. Watanabe, *NTT Corp., Japan*

**16:00 A-5-3**

Exciton and biexciton emissions from single GaAs quantum dots in (Al,Ga)As nanowires  
H. Sanada, H. Gotoh, K. Tateno and H. Nakano, *NTT Corp., Japan*

**Room 413 (B)**

**15:45 B-5-2 (Invited)**  
Fabrication of Sb-based QDs for Long-wavelength VCSELs  
N. Yamamoto<sup>1</sup>, K. Akahane<sup>1</sup>, S. Gozu<sup>1</sup>, A. Ueta<sup>1</sup>, N. Ohtani<sup>2</sup> and M. Tsuchiya<sup>1</sup>, <sup>1</sup>NICT and <sup>2</sup>Doshisha Univ., Japan

**Room 414/415 (C)**

**15:45 C-5-2**  
Low Power Operation of Non-volatile Hafnium Oxide Resistive Memory  
H. Y. Lee<sup>1</sup>, P. S. Chen<sup>2</sup>, C. C. Wang<sup>1</sup>, S. Maikap<sup>1</sup>, P. J. Tzeng<sup>1</sup>, C. H. Lin<sup>1</sup>, L. S. Lee<sup>1</sup> and M. J. Tsai<sup>1</sup>, <sup>1</sup>Industrial Technology Research Inst. and <sup>2</sup>Ming Shin Univ. of Science & Technology, Taiwan

**16:05 C-5-3**

SiO<sub>x</sub>/B-SiC/Si MIS Resistive Memory Devices Formed by One- and Two-Stage Oxidation of B-SiC  
M. Shouji, T. Nagashima and Y. Suda, *Tokyo Univ. of Agriculture and Technology, Japan*

**Room 416/417 (D)**

**15:45 D-5-2 (Invited)**  
3D System Integration: Enabling Technologies and Applications  
P. Ramm, *Fraunhofer IZM, Germany*

**Room 418 (E)**

**15:35 E-5-2**  
Self-Heating Induced Germanium Outdiffusion and Non-Local Channel Degradation in the Strained-Si/SiGe N-MOSFET subjected to Channel Hot-Electron Stress  
T. W. H. Phua<sup>1</sup>, D. S. Ang<sup>2</sup>, C. H. Tung<sup>3</sup> and C. H. Ling<sup>1</sup>, <sup>1</sup>National Univ. of Singapore, <sup>2</sup>Nanyang Technological Univ. and <sup>3</sup>Inst. of Microelectronics, Singapore

**15:55 E-5-3**

Ni(alloy)-germanosilicide contact technology for Si1-xGex (x=0.20-0.5) junctions  
K. L. Pey<sup>1,2</sup>, L. Jin<sup>1</sup>, W. K. Choi<sup>1,3</sup>, H. P. Yu<sup>1</sup>, D. A. Antoniadis<sup>1,4</sup>, E. A. Fitzgerald<sup>1,4</sup>, D. Z. Chi<sup>5</sup> and D. M. Isaacson<sup>1,4</sup>, <sup>1</sup>SMA, <sup>2</sup>Nanyang Technological Univ., <sup>3</sup>National Univ. of Singapore, <sup>4</sup>MIT and <sup>5</sup>IMRE, Singapore

**16:15 E-5-4**

Impacts of Si Crystal Orientation on NiSi Silicided Junction Leakage Induced by Anisotropic Ni Migration  
M. Tsuchiaki<sup>1</sup> and A. Nishiyama<sup>1</sup>, *Toshiba Corp., Japan*

**Room 419 (F)**

**15:45 F-5-2**  
Improvement of Device Characteristics Variation by using a Body-Bias Controlling Technology Based on a Hybrid Trench Isolated SOI  
Y. Maki, Y. Hirano, M. Tsujiuchi, T. Iwamatsu, O. Ozawa, T. Ipposhi and Y. Inoue, *Renesas Technology Corp., Japan*

**16:05 F-5-3**

3D Statistical Simulation of Gate Leakage Fluctuations Due to Combined Interface Roughness and Random Dopants  
S. Markov<sup>1</sup>, A. R. Brown<sup>1</sup>, B. Cheng<sup>1</sup>, G. Roy<sup>1</sup>, S. Roy<sup>1</sup> and A. Asenov<sup>1</sup>, *Univ. of Glasgow, UK*

**Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

**15:35 J-5-2**  
Excellent Leakage Current of Crystallized Silicon-Doped HfO<sub>2</sub> Films Down to Sub-nm EOT  
K. Tomida, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

**15:55 J-5-3**

Spatial Fluctuation of Electrical properties in Hf-Silicate Film Observed with Scanning Capacitance Microscopy  
Y. Naitou<sup>1,4</sup>, A. Ando<sup>1</sup>, H. Ogiso<sup>2</sup>, S. Kamiyama<sup>3</sup>, Y. Nara<sup>3</sup>, H. Watanabe<sup>4</sup> and K. Yasutake<sup>4</sup>, <sup>1</sup>AIST NeRI, <sup>2</sup>AIST-Advanced Manufacturing Research Inst., <sup>3</sup>Selete and <sup>4</sup>Osaka Univ., Japan

**16:15 J-5-4**

Mechanism of Threshold Voltage Reduction and Hole Mobility Enhancement in pMOSFETs Employing Sub-Innm EOT HfSiON by Use of Substrate Fluorine Ion Implantation  
S. Inumiya<sup>1</sup>, A. Uedono<sup>2</sup>, S. Miyazaki<sup>3</sup>, S. Ohtsuka<sup>1</sup>, T. Matsuki<sup>1</sup>, T. Wada<sup>1</sup>, T. Aoyama<sup>1</sup>, K. Yamada<sup>4</sup> and Y. Nara<sup>1</sup>, <sup>1</sup>Selete, <sup>2</sup>Univ. of Tsukuba, <sup>3</sup>Hiroshima Univ. and <sup>4</sup>Waseda Univ., Japan

**Break****Break**

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 1: Advanced Gate Stack/Si Processing Science</b>	<b>Area 3: CMOS Devices/Device Physics</b>			<b>Area 5: Advanced Circuits and Systems</b>	<b>Area 1: Advanced Gate Stack / Si Processing Science</b>
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>									
A-6: Nanowires and Nanotubes II (16:30-18:00) Chairs: K. Matsumoto (Osaka Univ.) Y. Awano (Fujitsu Labs.)	B-6: Quantum Optical Devices (16:45-18:00) Chairs: L. Lester (Univ. of New Mexico) T. Usuki (Univ. of Tokyo)	C-6: Flash Memory I (16:45-17:55) Chairs: Y. Yamauchi (Sharp) Y. Shimamoto (Hitachi Ltd.)	D-6: Assembly and Packaging (16:25-17:45) Chairs: S. H. Brongersma (IMEC) D. Y. Yoon (Seoul National Univ.)	E-6: Junction II (16:45-17:45) Chairs: B. Mizuno (UJT Inc.) H. Fukutome (Fujitsu Labs.)	F-6: Device Reliability and Characterization (16:45-18:05) Chairs: D. Hisamoto (Hitachi Ltd.) Y. Momiyama (Fujitsu)			I-6: Analog Circuit Techniques (16:45-18:05) Chairs: H. Kobayashi (Gunma Univ.) T. Komuro (Agilent Technologies International Japan)	J-6: Interface Properties of Ge (16:45-17:45) Chairs: K. Shiraishi (Univ. of Tsukuba) A. Sakai (Nagoya Univ.)
<b>16:30 A-6-1 (Invited)</b> Probing Carbon Nanostructures Growth Mechanism Using an in-situ UHVTEM Y. L. Foo, <i>Inst. of Materials Research and Engineering, Singapore</i>	<b>16:45 B-6-1 (Invited)</b> Single-photon Generator for Telecom Applications T. Usuki <sup>1</sup> , K. Takemoto <sup>2</sup> , S. Hirose <sup>2</sup> , M. Takatsu <sup>2</sup> , T. Miyazawa <sup>1</sup> , Y. Sakuma <sup>3</sup> , N. Yokoyama <sup>2</sup> and Y. Arakawa <sup>1</sup> , <sup>1</sup> Univ. of Tokyo, <sup>2</sup> Fujitsu Labs. and <sup>3</sup> NIMS, Japan	<b>16:45 C-6-1 (Invited)</b> Future Outlook of Floating Gate Flash Memory F. Arai, <i>Toshiba Corp., Japan</i>	<b>16:25 D-6-1</b> Real-time observation of Hydrogen Plasma Reflow Process with Lead-free Solder Pastes S. Nishi <sup>1</sup> , E. Higurashi <sup>1</sup> , T. Suga <sup>1</sup> , T. Hagihara <sup>2</sup> , T. Takeuchi <sup>2</sup> , Y. Shingai <sup>2</sup> , S. Yamagata <sup>3</sup> , R. Katoh <sup>3</sup> and K. Arase <sup>3</sup> , <sup>1</sup> Univ. of Tokyo, <sup>2</sup> Shinko Seiki Co., Ltd. and <sup>3</sup> Senju Metal Industry Co., Ltd., Japan	<b>16:45 E-6-1</b> Reduction in PN Junction Leakage for Ni-silicided Small Si Islands by Using Thermal Conduction Heating with Stacked Hot Plates H. Itokawa <sup>1</sup> , H. Akutsu <sup>1</sup> , A. Nomachi <sup>1</sup> , H. Oono <sup>2</sup> , T. Iinuma <sup>1</sup> and K. Suguro <sup>1</sup> , <sup>1</sup> Semiconductor Company, Toshiba Corp. and <sup>2</sup> Toshiba Corp., Japan	<b>16:45 F-6-1</b> NBTI Improvement under Highly Compressive Contact Etching Stop Layer (CESL) for 45nm Node CMOS and Beyond C. T. Huang, L. S. Jeng, W. H. Hung, S. F. Ting, K. H. Lee, M. L. Tseng, O. Cheng and C. W. Liang, <i>United Microelectronics Corp., Taiwan</i>			<b>16:45 I-6-1 (Invited)</b> A Practical, Systematic, Simple Method to Evaluate Speed/Bandwidth Potential of CMOS Processes for Analog Design and Related Practical Considerations K. Hadidi, <i>Urmia Univ., Iran</i>	<b>16:45 J-6-1</b> Quantitative Evaluation of Interface Trap Density in Ge-MIS Interfaces N. Taoka <sup>1</sup> , K. Ikeda <sup>2</sup> , Y. Yamashita <sup>2</sup> , N. Sugiyama <sup>2</sup> and S. Takagi <sup>1,3</sup> , <sup>1</sup> MIRAI-ASRC, <sup>2</sup> MIRAI-ASET and <sup>3</sup> Univ. of Tokyo, Japan
<b>17:00 A-6-2</b> High-Sensitive and Label-Free Detection of Biomolecules Using Single-Walled Carbon Nanotube Modified Microelectrodes J. Okuno <sup>1</sup> , K. Maehashi <sup>1</sup> , K. Matsumoto <sup>1</sup> , K. Kerman <sup>2</sup> , Y. Takamura <sup>2</sup> and E. Tamiya <sup>2</sup> , <sup>1</sup> Osaka Univ. and <sup>2</sup> JAIST, Japan			<b>16:45 D-6-2</b> The Reliability Characteristics of Wafer-Level Chip-Scale Package under Various Current Stressing H. Y. Kung <sup>1,3</sup> , S. H. Chen <sup>2</sup> , Y. S. Lai <sup>3</sup> , E. Jahja <sup>1</sup> and W. K. Yeh <sup>1</sup> , <sup>1</sup> National Univ. of Kaohsiung, <sup>2</sup> Tung Fang Inst. of Technology and <sup>3</sup> Advanced Semiconductor Engineering, Inc., Taiwan	<b>17:05 E-6-2</b> A Novel Laser Annealing Process for Advanced CMOS with Suppressed Gate Depletion and Ultra-shallow Junctions A. Shima <sup>1</sup> , T. Mine <sup>1</sup> , L. Feng <sup>2</sup> , X. Wang <sup>2</sup> , Y. Wang <sup>2</sup> and K. Torii <sup>1</sup> , <sup>1</sup> Hitachi, Ltd. and <sup>2</sup> Ultratech Inc., Japan	<b>17:05 F-6-2</b> NBT Stress Induced Anomalous Drain Current Instability in HfSiON pMOSFETs Arising from Bipolar Charge Trapping C. J. Tang <sup>1</sup> , H. C. Ma <sup>1</sup> , C. T. Chan <sup>1</sup> , T. Wang <sup>1</sup> and H. C. Wang <sup>2</sup> , <sup>1</sup> National Chiao Tung Univ. and <sup>2</sup> TSMC, Taiwan			<b>17:05 J-6-2</b> Fabrication of SiO <sub>2</sub> /Ge MIS structures by plasma oxidation of ultrathin Si films grown on Ge H. Kumagai <sup>1</sup> , M. Shichijo <sup>1</sup> , H. Ishikawa <sup>1</sup> , T. Hoshii <sup>1</sup> , S. Sugahara <sup>1</sup> , Y. Uchida <sup>2</sup> and S. Takagi <sup>1</sup> , <sup>1</sup> Univ. of Tokyo and <sup>2</sup> Teikyo Univ. of Science and Technology, Japan	

**Room 411/412 (A)****17:15 A-6-3**

Electric properties of single-walled carbon nanotube film field effect transistors with various work function electrodes: a comparison between pristine and potassium-encapsulated nanotubes  
H. Maki<sup>1</sup>, S. Suzuki<sup>2</sup>, T. Sato<sup>1</sup> and K. Ishibashi<sup>3</sup>, <sup>1</sup>Keio Univ., <sup>2</sup>NTT Corp. and <sup>3</sup>RIKEN, Japan

**17:30 A-6-4**

DNA Aptamer-Based Biosensing of Immunoglobulin E Using Carbon Nanotube Field-Effect Transistors  
T. Katsura<sup>1</sup>, K. Maehashi<sup>1</sup>, K. Matsumoto<sup>1</sup>, K. Kerman<sup>2</sup>, Y. Takamura<sup>2</sup> and E. Tamiya<sup>2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>JAIST, Japan

**17:45 A-6-5**

Surface Potential Measurement of Carbon Nanotube FETs using Kelvin Probe Force Microscopy  
T. Umesaka<sup>1</sup>, H. Ohnaka<sup>1</sup>, Y. Ohno<sup>1,2</sup>, S. Kishimoto<sup>1</sup>, K. Maezawa<sup>1</sup> and T. Mizutani<sup>1</sup>, <sup>1</sup>Nagoya Univ. and <sup>2</sup>PRESTO, Japan

**Room 413 (B)****17:15 B-6-2**

Wavelength Tunable (1.55  $\mu\text{m}$  Region) InAs/InGaAsP/InP (100) Quantum Dots in Telecom Laser Applications  
R. Nötzel, S. Anantathanasarn, P. J. van Veldhoven, F. W. M. van Otten, T. J. Eijkemans, Y. Barbarin, E. A. J. M. Bente, T. du Vries, E. Smalbrugge, E. J. Geluk, Y. S. Oei, M. K. Smit and J. H. Wolter, *Eindhoven Univ. of Technology, The Netherlands*

**17:30 B-6-3**

Novel Quantum Dot 3-section Superluminescent Diode  
Y. C. Xin<sup>1</sup>, A. Martinez<sup>1</sup>, T. A. Saiz<sup>1</sup>, T. Nilsen<sup>1,2</sup>, A. L. Moscho<sup>1</sup>, Y. Li<sup>1</sup>, A. Gray<sup>4</sup>, A. Vahktin<sup>3</sup> and L. F. Lester<sup>1</sup>, <sup>1</sup>Univ. of New Mexico, <sup>2</sup>Univ. of Science and Technology, <sup>3</sup>Southwest Sciences, Inc. and <sup>4</sup>Zia Laser, Inc., USA

**17:45 B-6-4**

MBE Growth of High Power Quantum Dot Superluminescent LEDs  
S. K. Ray, T. L. Choi, K. M. Groom, H. Y. Liu, M. Hopkinson and R. A. Hogg, *Univ. of Sheffield, UK*

**Room 414/415 (C)****17:15 C-6-2**

An Advanced Air Gap Process for MLC flash memories reducing Vth interference and realizing high reliability.  
K. Tsukamoto, T. Murata, T. Fukumura, F. Ohta, T. Yoshitake, S. Shimizu, Y. Ikeda, K. Asai, M. Shimizu and O. Tsuchiya, *Renesas Technology Corp., Japan*

**17:35 C-6-3**

Very Low Bit Error Rate in Flash Memory using Tunnel Dielectrics formed by Kr/O<sub>2</sub>/NO Plasma Oxynitridation  
T. Suwa<sup>1</sup>, H. Takahashi<sup>1</sup>, Y. Kumagai<sup>1</sup>, G. Fujita<sup>1</sup>, A. Teramoto<sup>1</sup>, S. Sugawa<sup>1</sup> and T. Ohmi<sup>1</sup>, *Tohoku Univ., Japan*

**Room 416/417 (D)****17:05 D-6-3**

65nm Node Transistor Characteristic Evaluation Technology for Assembly Stress and Assembly Stress Relaxation Design  
K. Takemura, M. Takahashi, H. Sano, K. Koike, Y. Itoh and H. Hirano, *Matsushita Electric, Japan*

**Room 418 (E)****17:25 E-6-3**

Dopant-atom distribution measurement at p-n junctions on wet-prepared Si(111): H surfaces by scanning tunneling microscopy  
M. Nishizawa, L. Bolotov and T. Kanayama, *MIRAI-ASRC-AIST, Japan*

**Room 419 (F)****17:25 F-6-3**

Impact of Silicon Film Thickness on LF Noise in SOI Devices  
L. Zafari, J. Jomaah and G. Ghibaudo, *IMEP, France*

**Room 501 (G)****Room 502 (H)****Room 511/512 (I)****17:15 I-6-2**

A 0.6V Supply CMOS Amplifier Using Noise Reduction Technique of Autozeroing and Chopper Stabilization  
Y. Masui, T. Yoshida, M. Sasaki and A. Iwata, *Hiroshima Univ., Japan*

**17:35 I-6-3**

Low-Voltage, Low-Phase-Noise Ring-VCO using 1/f-Noise Reduction Techniques  
T. Yoshida, N. Ishida, M. Sasaki and A. Iwata, *Hiroshima Univ., Japan*

**Small Auditorium (J)****17:25 J-6-3**

Strong Fermi-level Pinning of Wide Range of Work-function Metals at Valence Band Edge of Germanium  
T. Nishimura, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

18:30-20:30 Rump Session (Room 501, Room 502)

18:30-20:30 Rump Session (Room 501, Room 502)

## POSTER SESSION (13:00-15:00, Room 501, 502, 511/512)

### P1 Advanced Gate Stack / Si Processing Science

(28 Papers)

#### P-1-1

Suppression of Leakage Current and Moisture Absorption of  $\text{La}_2\text{O}_3$  films with Ultraviolet Ozone Post Treatment  
Y. Zhao, K. Kita, K. Kyuno and A. Toriumi, *Univ. of Tokyo, Japan*

#### P-1-2

Dielectric Constant Behavior of Oriented Tetragonal Zr-Si-O System  
T. Ino, Y. Kamimuta, M. Koyama and A. Nishiyama, *Toshiba Corp. Japan*

#### P-1-3

Interface Layer Control at  $\text{Y}_2\text{O}_3/\text{Ge}$  by  $\text{N}_2$  and  $\text{O}_2$  Annealing on Ge(100) and Ge(111) Surfaces  
H. Nomura, K. Kita, T. Nishimura and A. Toriumi, *Univ. of Tokyo, Japan*

#### P-1-4

Non-crystalline Stable Gate Dielectrics for Advanced Nano-Cmos Devices  
G. Lucovsky<sup>1</sup>, S. Lee<sup>1</sup> and J. Lüning<sup>2</sup>, <sup>1</sup>North Carolina State Univ. and <sup>2</sup>Stanford Synchrotron Radiation Lab., USA

#### P-1-5

Hf and N Release from HfSiON in High-Temperature Annealing Induced by Oxygen Incorporation  
T. Matsuki, S. Inumiya, N. Mise, T. Eimori and Y. Nara, *Semiconductor Leading Edge Technologies, Inc., Japan*

#### P-1-6

Epitaxial High-K Oxide Metal Gate MOSFETs: Damascene CMP Process Integration and Electrical Results  
R. Endres, Y. Stefanov and U. Schwalke, *Darmstadt Univ. of Technology, Germany*

#### P-1-7

Impact of PVD-based In-situ Fabrication Method for Metal/High-k Gate Stacks  
S. Horie<sup>1</sup>, T. Minami<sup>2</sup>, N. Kitano<sup>2</sup>, M. Kosuda<sup>2</sup>, H. Watanabe<sup>1</sup> and K. Yasutake<sup>1</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Canon ANELVA Corp., Japan

#### P-1-8

Investigation of Inversion C-V Reconstruction for Long-Channel MOSFETs with Leaky Dielectrics using Intrinsic Input Resistance Approach  
W. Lee<sup>1</sup>, P. Su<sup>1</sup>, K. W. Su<sup>2</sup>, C. S. Chiang<sup>2</sup> and S. Liu<sup>2</sup>, <sup>1</sup>National Chiao Tung Univ. and <sup>2</sup>Taiwan Semiconductor Manufacturing Company, Taiwan

#### P-1-9

Behavior of Local Charge Trapping Sites in  $\text{La}_2\text{O}_3\text{-Al}_2\text{O}_3$  Composite Films under Constant Voltage Stress  
T. Sago, A. Seko, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, *Nagoya Univ., Japan*

#### P-1-10

Improvement of mobility and NBTI reliability in MOSFETs with ALD-Si-nitride/ $\text{SiO}_2$  stack dielectrics and  $\text{P}^+$ -poly Si gate  
S. Zhu<sup>1</sup>, A. Nakajima<sup>1</sup>, T. Ohashi<sup>2</sup> and H. Miyake<sup>2</sup>, <sup>1</sup>Hiroshima Univ. and <sup>2</sup>Elpida Memory Inc., Japan

#### P-1-11

Near Surface Oxide Trap Density Profiling in NO and Remote Plasma Nitrided Oxides in Nano-Scale MOSFETs, Using Multi-Temperature Charge Pumping Technique: No+ vs. Oxide Processing  
Y. Son<sup>1</sup>, C. K. Baek<sup>2</sup>, B. Kim<sup>2</sup>, I. S. Han<sup>1</sup>, T. G. Goo<sup>1</sup>, H. D. Lee<sup>1</sup> and D. M. Kim<sup>2</sup>, <sup>1</sup>Chungnam National Univ. and <sup>2</sup>Korea Inst. for Advanced Study, Korea

#### P-1-12

Ultra-thin Oxide Lifetime Projection and Comparison of nFET and pFET for 90nm/65nm Application  
C. L. Lin, T. Kao, J. P. Chen, J. Shieh and K. C. Su, *United Microelectronics Corp. (UMC), Taiwan*

#### P-1-13

Theoretical Simulation of Dielectric Breakdown by Molecular Dynamics and Tight-Binding Quantum Chemistry Method  
Z. Zhu<sup>1</sup>, A. Chutia<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, H. Takaba<sup>1</sup>, M. Kubo<sup>1,2</sup>, C. A. Del Carpio<sup>1</sup>, P. Selvam<sup>3</sup> and A. Miyamoto<sup>1,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>PRESTO-JST and <sup>3</sup>NICHE, Tohoku Univ., Japan

#### P-1-14

Electrical characteristic improvement of high-k gated MOS device by nitridation treatment using plasma immersion ion implantation (PIII)  
K. S. Chang-Liao<sup>1</sup>, P. H. Tsai<sup>1</sup>, H. Y. Kao<sup>1</sup>, T. K. Wang<sup>1</sup>, S. F. Huang<sup>2</sup>, W. F. Tsai<sup>2</sup> and C. F. Ai<sup>2</sup>, <sup>1</sup>National Tsing Hue Univ. and <sup>2</sup>Inst. of Nuclear Energy Research, Taiwan

#### P-1-15

Effect of Gate Oxide Thickness Uniformity on the Characteristics of Three-dimensional Transistors  
H. J. Cho, T. Y. Kim, Y. S. Kim, S. A. Jang, S. R. Lee, K. Y. Lim, M. G. Sung, J. H. Kim, S. W. Oh, T. W. Jung, T. K. Oh, Y. T. Hwang, Y. H. Kim, H. S. Yang and J. W. Kim, *Hynix Semiconductor Inc., Korea*

#### P-1-16

Precise Extraction of Metal Gate Work Function from Bevel Structures  
A. Kuriyama<sup>1,3,4</sup>, O. Faynot<sup>1</sup>, L. Brévard<sup>1</sup>, A. Tozzo<sup>1</sup>, L. Clerc<sup>1</sup>, J. Mitard<sup>1,2</sup>, V. Vidal<sup>1,2</sup>, S. Deleonibus<sup>1</sup>, S. Cristoloveanu<sup>3</sup> and H. Iwai<sup>4</sup>, <sup>1</sup>CEA-LETI, <sup>2</sup>STMicroelectronics, <sup>3</sup>IMEP and <sup>4</sup>Tokyo Tech, France

#### P-1-17

Work Function Modulation Using Thin Interdiffused Metal Layers for Dual Metal-Gate Technology  
A. E. Lim<sup>1</sup>, W. S. Hwang<sup>1</sup>, X. P. Wang<sup>1</sup>, D. L. Kwong<sup>2</sup> and Y. C. Yeo<sup>1</sup>, <sup>1</sup>National Univ. of Singapore and <sup>2</sup>Inst. of Microelectronics, Singapore

#### P-1-18

Ta/Mo Stack Dual Metal Gate Technology Applicable to Gate-First Processes  
T. Matsukawa, Y. X. Liu, K. Endo, M. Masahara, K. Ishii, H. Yamauchi, J. Tsukada and E. Suzuki, *National Inst. Adv. Ind. Sci. and Technol., Japan*

#### P-1-19

Nitrogen Induced Extrinsic States (NIES) in Effective Work Function Instability of  $\text{TiNx/SiO}_2$  and  $\text{TiNx/HfO}_2$  Gate Stacks  
C. S. Lai<sup>1</sup>, J. C. Wang<sup>2</sup>, S. C. Yang<sup>1</sup>, J. Y. Wong<sup>1</sup> and S. K. Peng<sup>1</sup>, <sup>1</sup>Univ. of Chang Gung and <sup>2</sup>Nanya Technology Corp. Taiwan

#### P-1-20

Physical and Electrical Characteristics of HfN Metal Gate Electrode Synthesized by Post-Rapid Thermal Annealing-assisted MOCVD  
W. Wang<sup>1</sup>, T. Nabatame<sup>2</sup> and Y. Shimogaki<sup>1</sup>, <sup>1</sup>Univ. of Tokyo and <sup>2</sup>MIRAI-ASET, Japan

#### P-1-21

Composition Dependence of Work Function in Metal (Ni, Pt)-Germanide Gate Electrodes  
D. Ikeno, K. Furumai, H. Kondo, M. Sakashita, A. Sakai, M. Ogawa and S. Zaima, *Nagoya Univ., Japan*

#### P-1-22

Stress-Relaxation Process during Post-Annealing in SGOI Formed by  $\text{H}^+$  Irradiation and Oxidation-Induced Ge Condensation  
M. Tanaka<sup>1</sup>, T. Sadoh<sup>1</sup>, K. Matsumoto<sup>2</sup>, T. Enokida<sup>3</sup> and M. Miyao<sup>1</sup>, <sup>1</sup>Kyushu Univ., <sup>2</sup>SUMCO Corp. and <sup>3</sup>Fukuryo Semicon Engineering Corp., Japan

#### P-1-23

Microscopic Mechanism of Oxygen Transport during Thermal Silicon Oxidation  
H. Kageshima<sup>1</sup>, M. Uematsu<sup>1</sup>, T. Akiyama<sup>2</sup> and T. Ito<sup>2</sup>, <sup>1</sup>NTT Basic Research Labs. and <sup>2</sup>Mie Univ., Japan

#### P-1-24

Low-Leakage-Current Ultra-thin  $\text{SiO}_2$  Film by Low-Temperature Neutral Beam Oxidation  
T. Ikoma<sup>1</sup>, C. Taguchi<sup>1</sup>, S. Fukuda<sup>1</sup>, K. Endo<sup>2</sup>, H. Watanabe<sup>3</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>AIST and <sup>3</sup>Osaka Univ., Japan

#### P-1-25

Rate-Limiting Reaction of Layer-by-Layer Oxidation on Si(001) Surfaces: Dependence on the First Oxide Layer Growth Kinetics  
S. Ogawa and Y. Takakuwa, *Tohoku Univ., Japan*

#### P-1-26

Xe Preamorphization Implantation for Transient Enhanced Diffusion Suppression of As in Ge Substrate  
T. Fukunaga, K. Hosawa, T. Hosoi and K. Shibahara, *Hiroshima Univ., Japan*

#### P-1-27

Low Leakage Current and Low Resistivity p+n Diodes on Si(110) Fabricated by  $\text{Ga}^+/\text{B}^+$  Combination I/I and Low Temperature Annealing  
H. Imai, A. Teramoto, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

#### P-1-28

Effects of CF<sub>3</sub>I Plasma for Reducing UV Irradiation Damage in Dielectric Film Etching Processes  
Y. Ichihashi<sup>1,2</sup>, Y. Ishikawa<sup>1</sup>, R. Shimizu<sup>2</sup>, H. Mizuhara<sup>2</sup>, M. Okigawa<sup>2</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Sanyo Electric Co., Ltd., Japan

### P2

### Characterization and Materials Engineering for Interconnect Integration

(17 Papers)

#### P-2-1

Formation of Mesoporous Pure Silica Zeolite Film  
T. Seo<sup>1</sup>, T. Yoshino<sup>2</sup>, N. Hata<sup>2</sup> and T. Kikkawa<sup>1,2</sup>, <sup>1</sup>Hiroshima Univ. and <sup>2</sup>National Inst. of Advanced Industrial Science and Technology, Japan

#### P-2-2

Pure-Silica Zeolite Films Prepared by a Vapor Phase Transport Method  
Y. Cho<sup>1</sup>, K. Kohmura<sup>2</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>Hiroshima Univ. and <sup>2</sup>Mitsui Chem., Japan

#### P-2-3

Thermally Stable Carbon-Doped Silicon Oxide Films Deposited at Room Temperature  
K. Yamaoka, H. Kato, D. Tsukiyama, Y. Yoshizako, Y. Terai and Y. Fujiwara, *Osaka Univ., Japan*

#### P-2-4

Comparison of the Planarization Technologies for the Next Generation  
I. Kobata<sup>1</sup>, Y. Wada<sup>1</sup>, Y. Toma<sup>2</sup>, T. Suzuki<sup>2</sup>, A. Kodera<sup>2</sup>, K. Tokushige<sup>1</sup>, A. Fukunaga<sup>1</sup> and M. Tsujimura<sup>1</sup>, <sup>1</sup>Ebara Corporation and <sup>2</sup>Ebara Research Co., Ltd., Japan

#### P-2-5

Application of Double Polishing Pad for Shallow Trench Isolation Chemical Mechanical Polishing Process  
Y. J. Seo and S. W. Park, *Daebul Univ., South Korea*

#### P-2-6

Analyses of Interface Adhesion between Cu and SiCN Etch Stop Layers by Nanoindentation and Nanoscratch Tests  
S. Y. Chang and Y. S. Lee, *National Chung Hsing Univ., Taiwan*

#### P-2-7

Characterization of pore sealing effect on trench sidewalls in porous low-k films by vapor adsorption in-situ spectroscopic ellipsometry  
N. Hata<sup>1</sup>, K. Koga<sup>2</sup>, K. Sumiya<sup>2</sup>, S. Takada<sup>1</sup>, M. Tada<sup>2</sup>, Y. Kawamoto<sup>2</sup> and T. Kanayama<sup>1</sup>, <sup>1</sup>MIRAI-ASRC-AIST and <sup>2</sup>CASMAT, Japan

#### P-2-8

Anisotropic mechanical characterization of Cu single crystals and thin films  
S. Shimizu, N. Kojima and J. Ye, *NISSAN ARC, Ltd., Japan*

#### P-2-10

Relationship between structure and conductance of nanometer-sized iridium contacts  
M. Ryu<sup>1</sup> and T. Kizuka<sup>1,2</sup>, *Univ. of Tsukuba and <sup>2</sup>JST, Japan*

#### P-2-11

Effectiveness of Titanium and Carbon capping layer in NiSi formation with Ni film deposited by Atomic Layer Deposition  
C. M. Yang, S. W. Yun, J. B. Ha, K. I. Na, H. I. Cho, H. B. Lee, J. H. Jeong, S. H. Hahm, S. H. Kong and J. H. Lee, *Kyungpook National Univ. Korea*

#### P-2-12

A Study of Relationship of Wafer Breakage vs. Wafer Edge Analysis  
S. H. Chen<sup>1</sup>, S. L. Chen<sup>2</sup> and W. K. Yeh<sup>3</sup>, <sup>1</sup>Tung Fang Institute of Technology, <sup>2</sup>National United Univ. and <sup>3</sup>National Univ. of Kaohsiung, Taiwan

#### P-2-13

Characterization of Void in Bonded SOI Wafers by Controlling Coherence Length of Near-Infrared Microscope  
N. Ajari, J. Uchikosi, T. Hirokane, K. Arima and M. Morita, *Osaka Univ., Japan*

**P-2-14**

Evaluation of Alignment Accuracy for Wafer Bonding Using Moiré Technique  
C. Wang and T. Suga, *Univ. of Tokyo, Japan*

**P-2-15**

Sub-Atmospheric Chemical Vapor Deposition Process for Chip-to-Wafer 3-Dimensional Integration  
H. Kikuchi, Y. Yamada, A. M. Ali, T. Fukushima, T. Tanaka and M. Koyanagi, *Tohoku Univ. Japan*

**P-2-16**

A Low Temperature Process of Bonding Fine Pitch Au/Sn Bumps in Air  
Y. H. Wang<sup>1</sup>, K. Nishida<sup>2</sup>, M. Hutter<sup>3</sup>, T. Kimura<sup>2</sup> and T. Suga<sup>1</sup>, <sup>1</sup>*Univ. of Tokyo*, <sup>2</sup>*National Inst. for Materials Science* and <sup>3</sup>*Fraunhofer IZM, Japan*

**P-2-17**

Finite element analysis of nanometer-scale contact for low temperature bonding  
T. Higashino and T. Suga, *Univ. of Tokyo, Japan*

**P-2-18**

Low Temperature Interconnection of Cu Micro-bump on Polyimide and Ni/Au Film by Surface Activated Flip Chip Method  
Z. Xu and T. Suga, *Univ. of Tokyo, Japan*

**P3**  
**CMOS Devices / Device Physics**

(24 Papers)

**P-3-1**

An Efficient Mobility Enhancement Engineering on 65nm FUSI CMOSFETs using a Second CESL Process  
C. M. Lai<sup>1</sup>, Y. K. Fang<sup>1</sup>, C. T. Lin<sup>1</sup>, W. K. Yeh<sup>2</sup>, C. W. Hsu<sup>2</sup>, C. H. Hsu<sup>3</sup>, L. W. Chen<sup>3</sup> and M. Ma<sup>3</sup>, <sup>1</sup>*National Cheng Kung Univ.*, <sup>2</sup>*National Univ. of Kaohsiung* and <sup>3</sup>*United Microelectronics Corp., Taiwan*

**P-3-2**

Monte Carlo Simulation of Band-to-band Tunneling in Silicon Devices  
Z. L. Xia, G. Du, Y. C. Song, J. Wang, X. Y. Liu, J. F. Kang and R. Q. Han, *Peking Univ., China*

**P-3-3**

Local Strained Channel nMOSFETs by Different Poly-Si Gate and SiN Capping Layer Thicknesses: Mobility, Simulation, Size Dependence, and Hot Carrier Stress  
Y. J. Lee<sup>1</sup>, C. H. Fan<sup>2</sup>, W. Y. Lin<sup>3</sup>, C. C. Wan<sup>2</sup>, B. R. Huang<sup>3</sup>, W. L. Yang<sup>2</sup>, T. S. Chao<sup>4</sup> and D. S. Chuu<sup>2</sup>, <sup>1</sup>*National Nano Device Lab.*, <sup>2</sup>*Feng Chia Univ. and* <sup>3</sup>*Department of Electronic Engineering, National Yunlin Univ. of Science and Technology, Taiwan*

**P-3-4**

Characterization of Subthreshold Behavior of Narrow-Channel SOI nMOSFET with Additional Side-Gate Electrodes  
K. Okuyama, K. Yoshikawa and H. Sunami, *Hiroshima Univ. Japan*

**P-3-5**

Gate Capacitance Analysis of Multi-finger MOSFETs for RF Applications  
H. Aoki and M. Shimasue, *MODECH Inc., Japan*

**P-3-6**

Characteristics of Poly-Si Nanowire Thin Film Transistors with Double-Gated Structures  
C. J. Su<sup>1</sup>, H. C. Lin<sup>1,2</sup>, C. C. Hung<sup>1</sup>, H. H. Tsai<sup>1</sup>, Y. J. Lee<sup>2</sup> and T. Y. Huang<sup>1</sup>, <sup>1</sup>*National Chiao Tung Univ.* and <sup>2</sup>*National Nano Device Labs., Taiwan*

**P-3-7**

A New 1200V PT-IGBT with Protection Circuit employing the Lateral IGBT and Floating p-well Voltage Sensing Scheme  
I. H. Ji<sup>1</sup>, Y. H. Choi<sup>1</sup>, B. C. Jeon<sup>1</sup>, S. C. Lee<sup>2</sup>, S. S. Kim<sup>2</sup>, K. H. Oh<sup>2</sup>, C. M. Yun<sup>2</sup> and M. K. Han<sup>1</sup>, <sup>1</sup>*Seoul National Univ. and* <sup>2</sup>*Fairchild Semiconductor Korea, Korea*

**P-3-8**

Efficient Improvement on Device Performance for sub-90nm SOI CMOSFETs  
C. T. Lin<sup>1</sup>, Y. K. Fang<sup>1</sup>, C. M. Lai<sup>1</sup>, W. K. Yeh<sup>2</sup>, C. W. Hsu<sup>2</sup>, C. H. Hsu<sup>3</sup>, L. W. Chen<sup>3</sup> and M. Ma<sup>3</sup>, <sup>1</sup>*National Cheng Kung Univ.*, <sup>2</sup>*National Univ. of Kaohsiung* and <sup>3</sup>*United Microelectronics Corp., Taiwan*

**P-3-9**

Multiband Simulation of Quantum Electron Transport in Nano-Scale Devices Based on Non-Equilibrium Green's Function  
H. Fitriawan, S. Souma, M. Ogawa and T. Miyoshi, *Kobe University, Japan*

**P-3-10**

Effect of Mobility Degradation and Supply Voltage on NBTI Induced Drain Current Degradation  
J. F. Chen<sup>1</sup>, D. H. Yang<sup>1</sup>, C. Y. Lin<sup>2</sup> and S. Y. Wu<sup>2</sup>, <sup>1</sup>*National Cheng Kung Univ.* and <sup>2</sup>*Taiwan Semiconductor Manufacturing Company, Taiwan*

**P-3-11**

Impact of Source/Drain Si<sub>1-x</sub>Cy Stressors on the Silicon-on-Insulator NMOSFETs  
J. Huang, W. C. Wang, J. W. Fan and S. T. Chang, *National Chung Hsing Univ. Taiwan*

**P-3-13**

Modeling of Drain Bias Dependence on Threshold Voltage Shift Under Negative Gate Bias Stress of a-Si: H TFTs  
H. Y. Tseng, K. Y. Chiang and C. P. Kung, *Industrial Technology Research Institute (ITRI), Taiwan*

**P-3-14**

A New SOI Lateral Insulated Gate Bipolar Transistor and Lateral Diode employing the Separated Schottky Anode for a Power Integrated Circuit  
I. H. Ji, Y. H. Choi, M. W. Ha and M. K. Han, *Seoul National Univ., Korea*

**P-3-15**

Impacts of LP-SiN Capping Layer and Lateral Diffusion of interface Trap on Hot Carrier Stress of NMOSFETs  
C. Y. Lu<sup>1</sup>, C. S. Lu<sup>1</sup>, Y. L. Hsieh<sup>1</sup>, Y. J. Lee<sup>2</sup>, H. C. Lin<sup>1,2</sup> and T. Y. Huang<sup>1</sup>, <sup>1</sup>*National Chiao Tung Univ. and* <sup>2</sup>*National Nano Device Labs., Taiwan*

**P-3-16**

Effects of Strained Layers on Zener Tunneling in Silicon Nanostructures  
H. Minari and N. Mori, *Osaka Univ., Japan*

**P-3-17**

A New Statistical Evaluation Method for the Variation of MOSFETs  
S. Watabe, S. Sugawa, A. Teramoto and T. Ohmi, *Tohoku Univ., Japan*

**P-3-18**

A Novel Self Aligned Design Adapted Gate All Around (SADAGAA) MOSFET including two stacked Channels : A High Co-Integration Potential  
R. Wacquez<sup>1,2,3</sup>, R. Cerutti<sup>1</sup>, P. Coronel<sup>1</sup>, A. Cros<sup>1</sup>, D. Fleury<sup>1</sup>, A. Pouydebasque<sup>4</sup>, J. Bustos<sup>1</sup>, S. Harrison<sup>4</sup>, N. Loubet<sup>1</sup>, S. Borel<sup>3</sup>, D. Lenoble<sup>1</sup>, D. Delille<sup>4</sup>, F. Leverd<sup>1</sup>, F. Judong<sup>1</sup>, MP. Samson<sup>1,3</sup>, N. Vuillet<sup>1,3</sup>, B. Guillaumot<sup>1,3</sup>, T. Ernst<sup>3</sup>, P. Masson<sup>2</sup> and T. Skotnicki<sup>1</sup>, <sup>1</sup>*ST Microelectronics*, <sup>2</sup>*IMT Technipôle Château Gombert* and <sup>3</sup>*LETI, France*

**P-3-19**

Characterization of RF LDMOS Transistors with Different Layout Structures  
H. H. Hu<sup>1</sup>, K. M. Chen<sup>2</sup>, G. W. Huang<sup>2</sup>, C. Y. Chang<sup>1</sup>, Y. C. Lu<sup>3</sup>, Y. C. Yang<sup>3</sup> and E. Cheng<sup>3</sup>, <sup>1</sup>*National Chiao Tung Univ.*, <sup>2</sup>*National Nano Device Labs.* and <sup>3</sup>*United Microelectronics Corp., Taiwan*

**P-3-20**

Combined Negative Bias Temperature Instability and Hot Carrier Stress Effects in Low Temperature Poly-Si Thin Film Transistors  
C. Y. Chen<sup>1</sup>, J. W. Lee<sup>2</sup>, W. C. Chen<sup>3</sup>, H. Y. Lin<sup>3</sup>, K. L. Yeh<sup>3</sup>, P. H. Lee<sup>1</sup>, M. S. Shieh<sup>1</sup>, S. D. Wang<sup>1</sup> and T. F. Lei<sup>1</sup>, <sup>1</sup>*National Chiao Tung Univ.*, <sup>2</sup>*National Nano Device Labs.* and <sup>3</sup>*Toppoly Optoelectronics Corp., Taiwan*

**P-3-21**

N-Type Extended Drain Silicon Controlled Rectifier ESD Protection Device with High Latchup Immunity for High Voltage Operating I/O Application  
Y. J. Seo<sup>1</sup> and K. H. Kim<sup>2</sup>, <sup>1</sup>*Daebul Univ. and* <sup>2</sup>*MagnaChip Semiconductor Ltd., Korea*

**P-3-23**

Empirical Model of Phonon-Limited Electron Mobility for Ultra-Thin Body SOI MOS-FET  
T. Yamamura, S. Sato and Y. Omura, *Kansai Univ., Japan*

**P-3-24**

Re-examination of 1/f Noise in FD-SOI for Practical Usage of Analog Circuits  
A. Kumar, Y. Domae, N. Miura, T. Okamura, H. Komatsubara, Y. Kita and J. Ida, *Oki Electric Industry Co. Ltd., Japan*

**P-3-25**

Ultra-Narrow Silicon Nanowire (~ 3 nm) Gate-All-Around MOSFETs  
N. Singh, Y. F. Lim, S. C. Rustagi, L. K. Bera, A. Agarwal, G. Q. Lo, N. Balasub and D. L. Kwong, *Inst. of Microelectronics, Singapore*

**P-3-26**

Hot-Carrier Reliability Improvement in Submicron High-Voltage DMOS Transistors  
J. F. Chen<sup>1</sup>, J. R. Lee<sup>1</sup>, K. M. Wu<sup>1</sup>, Y. K. Su<sup>1</sup>, H. C. Wang<sup>1</sup>, Y. C. Lin<sup>2</sup> and S. L. Hsu<sup>2</sup>, <sup>1</sup>*National Cheng Kung Univ. and* <sup>2</sup>*Taiwan Semiconductor Manufacturing Company, Taiwan*

**P4**  
**Advanced Memory Technology**

(11 Papers)

**P-4-1**

Technology of Ferroelectric Thin Film Formation with Large Coercive Field for Future Scaling Down of Ferroelectric Gate FET Memory Device  
I. Takahashi, T. Isogai, K. Azumi, M. Hirayama, A. Teramoto, S. Sugawa and T. Ohmi, *Tohoku Univ., Japan*

**P-4-2**

FinFET NAND Flash with Nitride/Si Nanocrystal/Nitride Hybrid Trap Layer  
J. D. Choe<sup>1</sup>, S. H. Lee<sup>1</sup>, J. J. Lee<sup>1</sup>, E. S. Cho<sup>1</sup>, Y. Ahn<sup>1</sup>, B. Y. Choi<sup>1</sup>, S. K. Sung<sup>1</sup>, J. No<sup>1</sup>, I. Chung<sup>2</sup>, K. Park<sup>1</sup> and D. Park<sup>1</sup>, <sup>1</sup>*Samsung Electronics Co. and* <sup>2</sup>*Sungkyunkwan Univ., Korea*

**P-4-3**

2-Bit Lanthanum Oxide Trapping Layer Nonvolatile Flash Memory  
Y. H. Lin, T. Y. Yang, C. H. Chien and T. F. Lei, *National Chiao Tung Univ., Taiwan*

**P-4-4**

A Novel NAND Flash Technology with Selective Epitaxial Growth Plug Structure for the Improvement in HV Transistor Breakdown Voltage  
S. Jeon, C. Kang, U. Roh, C. Lee, Y. Shin, J. Sim, J. Kim, J. Sel, Y. Jeong, W. Jung, J. Choi and K. Kim, *Samsung Electronic Co., Ltd., Korea*

**P-4-6**

Lateral and vertical magnetic interaction in a submicron-sized Fe monolayer and a Fe/Au/Fe trilayer ring structure  
M. Kohda<sup>1</sup>, K. Takagi<sup>1</sup>, T. Miyawaki<sup>1</sup>, K. Toyoda<sup>1</sup>, A. Fujita<sup>1</sup> and J. Nitta<sup>1,2</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*CREST-JST, Japan*

**P-4-7**

Low Current Reversible Resistive Switching in Bismuth Titanate Deposited by Electron Cyclotron Resonance Sputtering  
Y. Jin, H. Shinojima and M. Shimada, *NTT Microsystem Integration Labs., Japan*

**P-4-8**

Resistive Switching Properties of SrZrO<sub>3</sub>-based Memory Films  
C. C. Lin<sup>1</sup>, B. C. Tu<sup>1</sup>, C. C. Lin<sup>1</sup>, C. H. Lin<sup>2</sup> and T. Y. Tseng<sup>1</sup>, <sup>1</sup>*National Chiao Tung Univ. and* <sup>2</sup>*Winbond Electronics Corp., Taiwan*

**P-4-9**

Thermal properties of NiO<sub>y</sub> resistor practically free from the 'forming' process  
K. Kinoshita, C. Yoshida, H. Aso, M. Aoki and Y. Sugiyama, *Fujitsu Labs. Ltd., Japan*

**P-4-10**

Resistance Switching Characteristics of Binary Metal Oxides  
I. S. Park, K. R. Kim and J. Ahn, *Hanyang Univ., Korea*

**P-4-11**

Capacitorless DRAM Cell with Highly Scalable Surrounding Gate Structure  
H. Jeong, Y. S. Lee, S. Kang, I. H. Park, W. Y. Choi, H. Shin, J. D. Lee and B. G. Park, *Seoul National Univ., Korea*

**P-4-12**

Cost-Effective and Highly Reliable 6F2 Multi-Gigabit DRAM in 60nm Technology Node for Low Power and High Performance Applications  
D. Ha, J. H. Kim, T. H. An, S. S. Lee, S. H. Jang, S. H. Kim, M. S. Kang, H. T. Kim, S. H. Lee, M. Y. Sim, W. T. Park, D. H. Han, S. M. Jeon, J. W. Park, S. H. Kim, S. H. Kwon, Y. G. Kim, Y. J. Choi, M. S. Sim, C. H. Cho, M. M. Jeong, T. W. Lee, G. Jin, W. S. Lee and B. I. Ryu, *Samsung Electronics Co., Ltd., Korea*

**P5  
Advanced Circuits and  
Systems**

(10 Papers)

**P-5-1**

Hardware Architecture for Pseudo-2D Hidden-Markov-Model-Based Face Recognition System Employing Laplace Distribution Functions  
Y. Suzuki and T. Shibata, *Univ. of Tokyo, Japan*

**P-5-2**

Binocular Range Image Sensor LSI with Fully Parallel Stereo Correlation Processing  
T. Yoshida, K. Ono and Y. Arima, *Kyushu Inst. of Technology, Japan*

**P-5-3**

A Novel Vision Chip for High-Speed Target Tracking  
W. Miao, Q. Lin and N. Wu, *Chinese Academy of Sciences, China*

**P-5-4**

Image-Scan Video Segmentation Architecture and FPGA Implementation  
T. Morimoto, H. Adachi, K. Yamaoka, K. Awane, T. Koide and H. J. Mattausch, *Hiroshima Univ., Japan*

**P-5-5**

An Edge Cache Memory Architecture for Early Visual Processing VLSIs  
Ö. Öztürk and T. Shibata, *Univ. of Tokyo, Japan*

**P-5-6**

A Hardware-Implementation-Friendly PCNN for Analog Image-Feature-Generation Circuits  
J. Chen and T. Shibata, *Univ. of Tokyo, Japan*

**P-5-7**

A Double-Feedback Voltage-Control-Oscillator  
H. M. Chen<sup>1</sup>, S. H. Lee<sup>2</sup> and S. L. Jang<sup>2</sup>, <sup>1</sup>Lunghwa Univ. of Science and Technology and <sup>2</sup>National Taiwan Univ. of Science and Technology, Taiwan

**P-5-8**

Design of Cartesian Feedback Loop Linearization Chip for UHF band Using 0.6 $\mu$ m Bi-CMOS Technology  
M. S. Kang, Y. J. Chong, S. J. You and T. J. Chung, *ETRI, Korea*

**P-5-9**

Optimization on Layout Structures of LTPS TFTs for On-Panel ESD Protection Design  
C. K. Deng<sup>1</sup>, M. D. Ker<sup>1</sup>, J. Y. Chung<sup>1</sup> and W. T. Sun<sup>2</sup>, <sup>1</sup>National Chiao-Tung Univ. and <sup>2</sup>AU Optronics Corp., Taiwan

**P-5-10**

Low Power Spin-Transfer MRAM Writing Scheme with Selective Word Line Bootstrap  
T. Sugimura, T. Sakaguchi, T. Fukushima, T. Tanaka and M. Koyanagi, *Tohoku Univ. Japan*

**P6**

**Compound Semiconductor Circuits, Electron Devices and Device Physics**

(7 Papers)

**P-6-3**

Influence of T-gate shape on the device characteristics in SiN-assisted 0.12 $\mu$ m AlGaAs/InGaAs PHEMT  
H. Ahn, J. W. Lim, H. G. Ji, W. J. Chang, J. K. Mun and H. Kim, *ETRI, Korea*

**P-6-4**

Auger Effect of Hole Accumulation on Characteristics of InAlAs/InGaAs HEMTs  
H. Taguchi, H. Murakami, M. Oura, T. Iida and Y. Takanashi, *Tokyo Univ. of Science, Japan*

**P-6-5**

Pt Buried Gate e-PHEMT with High V<sub>GS,ON</sub> and Reduced Surface Trap Effects  
K. Jang<sup>1</sup>, G. Seol<sup>1</sup>, S. Kim<sup>1</sup>, J. Her<sup>1</sup>, J. Lee<sup>2</sup> and K. Seo<sup>1</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Theleds Co., Ltd., Korea

**P-6-6**

Direct Calculation of Source Parasitic Resistance in AlGaAs/GaAs HEMTs  
H. Saito, S. Ito and M. Kuzuhara, *Univ. of Fukui, Japan*

**P-6-7**

Highly-Stable Thermal Characteristics of a High Electron-Mobility Transistor with a Novel In<sub>0.3</sub>Ga<sub>0.7</sub>As<sub>0.99</sub>N<sub>0.01</sub>(Sb) Dilute Channel  
K. H. Su<sup>1</sup>, W. C. Hsu<sup>1</sup>, C. S. Lee<sup>2</sup>, Y. S. Lin<sup>3</sup>, P. J. Hu<sup>1</sup>, R. S. Hsiao<sup>4,5</sup>, T. W. Chi<sup>4</sup> and J. Y. Chi<sup>4</sup>, <sup>1</sup>National Cheng-Kung Univ. <sup>2</sup>Feng Chia Univ. <sup>3</sup>National Dong Hwa Univ. <sup>4</sup>National Chiao-Tung Univ. and <sup>5</sup>Industrial Technology Research Inst., Taiwan

**P-6-8**

The GaN based HEMT and Schottky diode with filed plate technology for DC/DC converter  
W. K. Wang, Y. J. Chang, C. K. Lin, C. H. Lin and Y. J. Chan, *National Central Univ. Taiwan*

**P-6-9**

A Size-Dependent Equivalent-Circuit Model of High Performance Near-Ballistic-Transport Photodiode  
Y. S. Wu, D. M. Lin, F. H. Huang, W. Y. Chiu, J. W. Shi and Y. J. Chan, *National Central Univ., Taiwan*

**P7  
Photonic Devices and  
Device Physics**

(15 Papers)

**P-7-1**

Lock-in pixel using a Current-assisted photonic demodulator Implemented in 0.6 $\mu$ m Standard CMOS  
W. Van der Tempel, D. Van Nieuwenhove, R. Grootjans and M. Kuijk, *Vrije Univ. Brussel, Belgium*

**P-7-3**

Development of Flexible Electrochromic Device with Thin Film Configuration  
H. Yoshimura, T. Sakaguchi and N. Koshida, *Tokyo Univ. of Agriculture and Technology, Japan*

**P-7-4**

Effect of Temperature on the Bandwidth and Responsivity of Uni-Traveling-Carrier and Modified Uni-Traveling-Carrier Photodiodes  
D. H. Jun, J. H. Jang and J. I. Song, *GIST, Korea*

**P-7-5**

The Fabrication of the Double Ring Resonators Semiconductor Laser  
M. C. Shih<sup>1</sup>, S. C. Wang<sup>1</sup>, C. W. Liang<sup>1</sup> and M. H. Weng<sup>2</sup>, <sup>1</sup>National Univ. of Kaohsiung and <sup>2</sup>National Nano Device Labs., Taiwan

**P-7-6**

AlGaN Ultraviolet Metal-Semiconductor-Metal Photodetectors with Low-Temperature-Grown Cap Layers  
S. J. Chang<sup>1</sup>, M. H. Wu<sup>1</sup>, H. Hung<sup>1</sup>, Y. C. Lin<sup>1</sup>, H. Kuan<sup>2</sup>, R. M. Lin<sup>3</sup> and C. H. Chen<sup>4</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Far East College, <sup>3</sup>Chang Gung Univ. and <sup>4</sup>Cheng Shiu Univ., Taiwan

**P-7-8**

Optical constants of beta-FeSi<sub>2</sub> film on Si substrate obtained from transmittance and reflectance data and origin of Urbach-tail  
H. Kakemoto<sup>1</sup>, T. Higuchi<sup>2</sup>, H. Shibata<sup>3</sup>, S. Wada<sup>1</sup> and T. Tsurumi<sup>1</sup>, <sup>1</sup>Tokyo Tech, <sup>2</sup>Tokyo Univ. of Science and <sup>3</sup>National Inst. of Advanced Industrial Science and Technology, Japan

**P-7-9**

Improved Device Characteristics of InGaAsN Photodetectors Using MIMS Structure  
Y. K. Su, W. C. Chen, R. W. Chuang, S. H. Hsu and B. Y. Chen, *National Cheng Kung Univ., Taiwan*

**P-7-11**

High Reliable Nitride Based LEDs with Internal ESD Protection  
C. F. Shen<sup>1</sup>, S. J. Chang<sup>1</sup>, S. C. Shei<sup>2</sup>, C. S. Chang<sup>3</sup>, W. S. Chen<sup>1</sup>, T. K. Ko<sup>1</sup> and Y. Z. Chiou<sup>4</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Univ. of Tainan, <sup>3</sup>Epitech Technology Corp. and <sup>4</sup>Southern Taiwan Univ. of Technology, Taiwan

**P-7-12**

Design and Characterization of 1 by 128 Linear Arrays of Sensitivity Improved InGaAs/InP NIR Photodetector  
Y. C. Jo<sup>1</sup>, H. J. Song<sup>1</sup>, H. Kim<sup>1</sup> and P. Choi<sup>2</sup>, <sup>1</sup>KETI and <sup>2</sup>Kyungpook National Univ., Korea

**P-7-13**

Junction Temperature and Thermal Resistance Measurement in High-Power Light Emitting Diodes Using A Real-Time Diode Forward Voltage Sampling Technique  
S. J. Wang<sup>1</sup>, T. M. Chen<sup>1,2</sup>, K. M. Uang<sup>2</sup>, S. L. Chen<sup>1</sup>, D. M. Kuo<sup>1</sup>, H. Y. Kuo<sup>1</sup>, B. W. Liou<sup>2</sup> and S. H. Yang<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Wu-Feng Inst. of Technology, and <sup>3</sup>National Kaohsiung Univ., Taiwan

**P-7-14**

Enhancement of Carrier Confinement by the Multi-quantum Barriers in Blue InGaN/GaN Multiple Quantum Well Light-emitting Diodes  
J. C. Wang, H. T. Shen and T. E. Nee, *Chang Gung Univ., Taiwan*

**P-7-15**

Effect of Residual Stress in Thin Films on the Radiation Spectrum of a Semiconductor Laser  
H. Miura, T. Kawauchi, K. Suzuki and M. Sasaki, *Tohoku Univ., Japan*

**P-7-16**

Photodiode Model for CMOS Image Sensor SPICE Simulation  
W. J. Chiang, H. C. Chen and Y. C. King, *National Tsing Hua Univ., Taiwan*

**P-7-19**

Ultraviolet Random Laser Action of Nano-structured Zinc Oxide  
F. I. Lai<sup>1</sup>, W. C. Chen<sup>2</sup>, S. Y. Kuo<sup>2</sup> and C. P. Cheng<sup>3</sup>, <sup>1</sup>Ching Yun Univ., <sup>2</sup>National Applied Research Labs. and <sup>3</sup>National Taiwan Normal Univ., Taiwan

**P-7-20**

Mechanism investigation of chlorine-treated InGaN/GaN light-emitting diodes  
P. S. Chen and C. T. Lee, *National Cheng Kung Univ., Taiwan*

**P8  
Advanced Material  
Synthesis and Crystal  
Growth Technology**

(18 Papers)

**P-8-3**

Characteristic comparison of GaN grown on patterned sapphire substrates following growth time  
D. H. Kang, J. C. Song, B. Y. Shim, E. A. Ko, D. W. Kim and C. R. Lee, *Chonbuk National Univ., Korea*

**P-8-4**

Efficient stress relief in GaN heteroepitaxy on Si(111) using various metal buffer  
E. A. Ko, D. W. Kim, B. Y. Shim, I. W. Lee and C. R. Lee, *Chonbuk National Univ., Korea*

**P-8-5**

Electroabsorptive Properties of InGaAs/InAlAs Five-Layer Asymmetric Coupled Quantum Well (FACQW)  
T. Arakawa<sup>1</sup>, K. Takimoto<sup>1</sup>, S. Miyazaki<sup>1</sup>, K. Yamaguchi<sup>1</sup>, N. Haneji<sup>1</sup>, J. H. Noh<sup>2</sup> and K. Tada<sup>3</sup>, <sup>1</sup>Yokohama National Univ., <sup>2</sup>Yokogawa Electric Corp. and <sup>3</sup>Kanazawa Inst. of Technology, Japan

**P-8-6**

Photoluminescence characterization of type II Zn<sub>0.97</sub>Mn<sub>0.03</sub>Se/ZnSe<sub>0.92</sub>Te<sub>0.08</sub> multiple-quantum-well structures  
J. J. Shiu<sup>1</sup>, W. L. Chen<sup>1</sup>, D. Y. Lin<sup>1</sup>, C. S. Yang<sup>2</sup> and W. C. Chou<sup>2</sup>, <sup>1</sup>National Changhua Univ. of Education and <sup>2</sup>National Chiao Tung Univ., Taiwan

**P-8-7**

Growth of III-V epitaxial material on Si Substrates for high-speed electronic applications  
G. L. Luo<sup>1</sup>, Y. C. Hsieh<sup>2</sup>, T. H. Yang<sup>2</sup> and E. Y. Chang<sup>2</sup>, <sup>1</sup>National Nano Devices Labs. and <sup>2</sup>National Chiao Tung Univ., Taiwan

**P-8-8**

Self-assembled GaN nano-column grown on Si (111) substrate using Au+Ga alloy seeding method by MOCVD  
B. Y. Shim,  
E. A. Ko, J. C. Song,  
D. H. Kang, D. W. Kim,  
I. H. Lee and C. R. Lee,  
*Chonbuk National Univ., Korea*

**P-8-9**

The Influence of Carbon Content on Material and Field Emission Properties of Nanowires Self-synthesized from Sputter-deposited WCx Films  
R. M. Ko, S. J. Wang,  
C. H. Chen, W. C. Tsai,  
Y. C. Kuo, C. L. Chang and  
Z. F. Wen, *National Cheng Kung Univ., Taiwan*

**P-8-10**

A Novel Method for the Preparation of Si Nanowires  
R. Lin<sup>1</sup>, H. C. Lin<sup>1,2</sup>,  
J. Y. Yang<sup>1</sup>, S. W. Shen<sup>1</sup> and  
C. J. Su<sup>2</sup>, <sup>1</sup>*National Nano Device Labs. and* <sup>2</sup>*National Chiao Tung Univ., Taiwan*

**P-8-11**

In situ High-Resolution Transmission Electron Microscopy of Deformation of Multi-walled Carbon Nanometer-sized capsules  
R. Kato<sup>1</sup>, K. Asaka<sup>1</sup>,  
K. Miyazawa<sup>2</sup> and  
T. Kizuka<sup>1,3</sup>, <sup>1</sup>*Univ. of Tsukuba*, <sup>2</sup>*National Inst for Materials Science and* <sup>3</sup>*JST, Japan*

**P-8-12**

Enlargement of Crystal-Grains in Thin Silicon Films Using Continuous-Wave Laser Irradiation  
S. Fujii, S. Kuroki, K. Kotani and T. Ito, *Tohoku Univ., Japan*

**P-8-13**

Kinetic Monte Carlo (KMC) Modeling for Boron Diffusion in Strained Silicon  
Y. K. Kim, K. S. Yoon and  
T. Won, *Inha Univ., Korea*

**P-8-14**

Ab-initio Study on Energy Barrier for Neutral Indium Migration in a Silicon Substrate  
K. S. Yoon, C. O. Hwang and  
T. Won, *Inha Univ., Korea*

**P-8-15**

Moisture-Barrier Properties of Carbon-coated Silicon Oxide Films  
W. R. Chen<sup>1</sup>, H. M. Guo<sup>2</sup>,  
T. H. Meen<sup>1</sup>, K. H. Wu<sup>2</sup>,  
F. S. Juang<sup>1</sup> and C. J. Huang<sup>3</sup>,  
<sup>1</sup>*National Formosa Univ.*,  
<sup>2</sup>*Southern Taiwan Univ. of Technology and* <sup>3</sup>*National Univ. of Kaohsiung, Taiwan*

**P-8-16**

TiO<sub>2</sub> nanocrystal prepared by ALD system at elevated temperature  
C. H. Lin, C. C. Wang,  
P. J. Tzeng, S. Maikap,  
H. Y. Lee, L. S. Lee and  
M. J. Tsai, *Industrial Technology Research Inst., Taiwan*

**P-8-17**

Synthesis of Au/TiO<sub>2</sub> Core-Shell Nanoparticles from TTIP and Thermal Resistance Effect of TiO<sub>2</sub> Shell  
H. Kwon, Y. Lim and Y. Yu,  
*Chonbuk National Univ., Korea*

**P-8-18**

Electrical Characteristics and Preparation of (Ba<sub>0.5</sub>Sr<sub>0.5</sub>)TiO<sub>3</sub> Ferroelectric Films by Spray Pyrolysis and Rapid Thermal Annealing  
H. S. Koo<sup>1</sup>, M. Chen<sup>2</sup>,  
H. K. Ku<sup>3</sup> and T. Kawai<sup>1</sup>,  
<sup>1</sup>*Osaka Univ.*, <sup>2</sup>*Ming Hsin Univ. of Science and Technology and* <sup>3</sup>*Fortune Inst. of Technology, Japan*

**P-8-19**

Photoluminescence Characteristics of YAG:Ce Phosphor by Sol-Gel Method  
H. W. Choi, S. K. Lee,  
J. H. Cha<sup>1</sup> and K. H. Kim,  
*Univ. of Kyungwon, Korea*

**P-8-20**

Development of Accelerated Large-Scale Electronic Structure Calculation Program for Designing of Rare Earth Phosphors  
A. Endou<sup>1</sup>, H. Onuma<sup>1</sup>,  
C. Lv<sup>1</sup>, A. Govindasamy<sup>1</sup>,  
H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>,  
H. Takaba<sup>1</sup>, M. Kubo<sup>2</sup>,  
C. A. del Carpio<sup>1</sup> and  
A. Miyamoto<sup>1</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*PRESTO, Japan*

**P9**

**Physics and Applications of Novel Functional Materials and Devices**  
(13 Papers)

**P-9-1**

Effects of Thermal Effusivity in Nanocrystalline Porous Silicon on Long-Term Operation of Thermally Induced Ultrasonic Emission  
Y. Watabe<sup>1</sup>, Y. Honda<sup>1</sup> and  
N. Koshida<sup>2</sup>, <sup>1</sup>*Matsushita Electric and* <sup>2</sup>*Tokyo Univ. of Agriculture and Technology, Japan*

**P-9-2**

Mechanical Properties of Nanometer-sized Fullerene C<sub>60</sub> Whiskers Studied by In situ High-Resolution Transmission Electron Microscopy  
R. Kato<sup>1</sup>, K. Asaka<sup>1</sup>,  
K. Miyazawa<sup>2</sup> and  
T. Kizuka<sup>1,3</sup>, <sup>1</sup>*Univ. of Tsukuba*, <sup>2</sup>*National Inst. for Materials Science and* <sup>3</sup>*JST, Japan*

**P-9-3**

Theoretical Study on the Electronic and Structural Properties of p-Type Transparent Conducting Metal Oxides  
C. Lv<sup>1</sup>, X. Wang<sup>1</sup>,  
A. Govindasamy<sup>1</sup>,  
H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>,  
A. Endou<sup>1</sup>, H. Takaba<sup>1</sup>,  
M. Kubo<sup>1,2</sup>, C. A. del Carpio<sup>1</sup>,  
P. Selvam<sup>1</sup> and  
A. Miyamoto<sup>1</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*PRESTO, Japan*

**P-9-4**

Field Emission Improvement from Pillar Array of Aligned Carbon Nanotubes  
C. P. Juan<sup>1,2</sup>, K. C. Lin<sup>2</sup>,  
R. L. Lai<sup>2</sup>, J. Y. Yang<sup>3</sup> and  
H. C. Cheng<sup>2</sup>, <sup>1</sup>*St. John's Univ.*, <sup>2</sup>*National Chiao Tung Univ. and* <sup>3</sup>*National Nano Device Lab., Taiwan*

**P-9-5**

Macroscopic Model of Current-induced Magnetic Switching Effect in Pseudo-spin-valve Structure  
M. Ren, L. Zhang, J. Hu,  
N. Deng and P. Chen,  
*Tsinghua Univ., China*

**P-9-6**

Electrical Characterization of Carbon Nanowalls  
M. Ura<sup>1</sup>, W. Takeuchi<sup>2</sup>,  
Y. Tokuda<sup>2</sup>, M. Hiramatsu<sup>3</sup>,  
Y. Kano<sup>4</sup> and M. Hori<sup>1</sup>,  
<sup>1</sup>*Nagoya Univ.*, <sup>2</sup>*Aichi Inst. of Technology*, <sup>3</sup>*Meijo Univ. and* <sup>4</sup>*NU Eco-Engineering Corp., Japan*

**P-9-7**

Optical Properties of Size-Controlled Porous Nanostructures Formed on n-InP (001) Substrates by Electrochemical Process  
T. Fujino, T. Sato and  
T. Hashizume, *Hokkaido Univ., Japan*

**P-9-8**

Development of a Thermal Conductivity Prediction Simulator of Lattice Vibration for Semiconductor, Insulator and Conduction Electron for Metal  
H. Tsuboi<sup>1</sup>, C. Arunabhirun<sup>1</sup>,  
Z. Zhu<sup>1</sup>, C. Lv<sup>1</sup>, M. Koyama<sup>1</sup>,  
A. Endou<sup>1</sup>, H. Takaba<sup>1</sup>,  
M. Kubo<sup>1,2</sup>, C. A. del Carpio<sup>1</sup>  
and A. Miyamoto<sup>1</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*PRESTO, Japan*

**P-9-9**

Local Characterization of Photovoltage on Polycrystalline Silicon Solar Cells by KFM with Piezo-resistive Cantilever  
M. Takihara<sup>1</sup>, T. Igarashi<sup>1</sup>,  
T. Ujihara<sup>2</sup> and  
T. Takahashi<sup>1</sup>, <sup>1</sup>*Univ. of Tokyo and* <sup>2</sup>*Nagoya Univ., Japan*

**P-9-10**

A Spin Drag Effect in Temperature Dependence of Spin-Polarized Electron Mobilities  
Y. Takahashi<sup>1</sup>, Y. Sato<sup>2</sup>,  
F. Hirose<sup>1</sup> and  
H. Kawaguchi<sup>2,3</sup>, <sup>1</sup>*Yamagata Univ.*, <sup>2</sup>*CREST and* <sup>3</sup>*Nara Inst. of Science and Technology, Japan*

**P-9-11**

Hybrid simulation of the RF-SET and its charge sensitivity analysis  
M. Manoharan<sup>1</sup>, H. Mizuta<sup>1,2</sup>  
and S. Oda<sup>1,2</sup>, <sup>1</sup>*Tokyo Tech and* <sup>2</sup>*SORST-JST, Japan*

**P-9-12**

Electrical Characteristics and Preparation of Nanostructured Pb(Zr<sub>0.5</sub>Ti<sub>0.5</sub>)O<sub>3</sub> Ferroelectric Films by Spray Pyrolysis  
M. Chen<sup>1</sup>, H. S. Koo<sup>2</sup>,  
Y. Hotta<sup>2</sup> and T. Kawai<sup>2</sup>,  
<sup>1</sup>*Ming-Hsin Univ. of Science and Technology and* <sup>2</sup>*Osaka Univ., Taiwan*

**P-9-13**

A transmission-type radio-frequency single-electron transistor (RF-SET) with an in-plane-gate SET (IPG-SET)  
Y. S. Yu<sup>1</sup>, E. S. Kim<sup>1</sup>,  
C. H. Lee<sup>1</sup>, S. H. Kim<sup>1</sup>,  
S. H. Son<sup>2,3</sup>, S. W. Hwang<sup>2,3</sup>  
and D. Ahn<sup>3</sup>, <sup>1</sup>*Hankyong National Univ.*, <sup>2</sup>*Korea Univ. and* <sup>3</sup>*Univ. of Seoul, Korea*

**P10**

**Organic Materials Science, Device Physics, and Applications**  
(17 Papers)

**P-10-2**

Fabrication of color-stable organic light-emitting devices by utilizing incomplete energy transform  
C. S. Huang, Y. K. Su and  
B. T. Wu, *National Cheng Kung Univ., Taiwan*

**P-10-3**

Effect of SnDP(HPB)<sub>2</sub> as Hole Blocking Layer in OLED  
D. E. Kim<sup>1</sup>, B. S. Kim<sup>1</sup>,  
W. S. Kim<sup>2</sup>, O. K. Kwon<sup>1</sup>,  
B. J. Lee<sup>2</sup> and Y. S. Kwon<sup>1</sup>,  
<sup>1</sup>*Dong-A Univ. and* <sup>2</sup>*Inje Univ., Korea*

**P-10-4**

Theoretical Study on the Photophysical Properties of an Efficient Sensitizer for Nanocrystalline TiO<sub>2</sub>-Based Solar Cells  
A. Govindasamy<sup>1</sup>, C. Lv<sup>1</sup>,  
H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>,  
A. Endou<sup>1</sup>, H. Takaba<sup>1</sup>,  
C. A. Del Carpio<sup>1</sup>,  
M. Kubo<sup>1,2</sup> and  
A. Miyamoto<sup>1</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*JST-PRESTO, Japan*

**P-10-5**

Dye Sensitization Effect on Photocurrent Generation of Porphyrin-Polythiophene Composite Films  
K. Sugawa<sup>1</sup>, K. Kakutani<sup>1</sup>,  
T. Akiyama<sup>1</sup>, S. Yamada<sup>1</sup>,  
K. Takechi<sup>2</sup>, T. Shiga<sup>2</sup>,  
M. Motohiro<sup>2</sup>, H. Nakayama<sup>3</sup>  
and K. Kohama<sup>3</sup>, <sup>1</sup>*Kyushu Univ.*, <sup>2</sup>*Toyota Central R&D Labs., Inc. and* <sup>3</sup>*Toyota Motor Corp., Japan*

**P-10-7**

A Low Voltage Memory (~2V) Based on Polystyrene for Printable Electronics  
C. C. Chang, H. T. Lin,  
Z. Pei, W. M. Lou,  
C. A. Jong and Y. J. Chan,  
*ITRI, Taiwan*

**P-10-8**

The Measurement of Electrical Conduction of Self-Assembled Viologen Derivatives Using Scanning Tunneling Microscopy  
N. S. Lee<sup>1</sup>, H. K. Shin<sup>2</sup>,  
D. J. Qian<sup>3</sup> and Y. S. Kwon<sup>1</sup>,  
<sup>1</sup>*Dong-A Univ.*, <sup>2</sup>*Pohang Univ. of Science and Technology and* <sup>3</sup>*Fudan Univ., Korea*

**P-10-9**

Effect of Oxygen Contents on the Property of Hydrophobic Thin Films Deposited on Flexible Substrates Using Plasma-enhanced CVD  
D. S. Liu<sup>1</sup>, C. Y. Wu<sup>1</sup>,  
B. W. Huang<sup>1</sup> and C. T. Lee<sup>2</sup>,  
<sup>1</sup>*National Formosa Univ. and* <sup>2</sup>*National Cheng Kung Univ., Taiwan*

**P-10-10**

Synchrotron Radiation Studies of the Orientation of Thin Silicon Phthalocyanine Dichloride Film on HOPG Substrate  
D. Juzhi<sup>1,2</sup>, T. Sekiguchi<sup>1</sup>,  
Y. Baba<sup>1</sup> and N. Hirao<sup>1</sup>,  
<sup>1</sup>*Japan Atomic Energy Agency and* <sup>2</sup>*China Univ. of Tech., Japan*

**P-10-11**

Reduction of Electrical Damage due to Au/Pentacene Contact Formation by Introducing Ar Gas during Au Evaporation  
T. Sawabe<sup>1</sup>, K. Okamura<sup>1</sup>,  
T. Miyamoto<sup>2</sup>, M. Nakamura<sup>1</sup>  
and K. Kudo<sup>1</sup>, <sup>1</sup>*Chiba Univ. and* <sup>2</sup>*Toray Research Center, Inc, Japan*

**P-10-13**

Fabrication of Nano-gate Structure Organic Static Induction Transistor using Electron Beam Lithography  
M. Fukuda, H. Yamaguchi,  
M. Iizuka and K. Kudo,  
*Chiba Univ., Japan*

**P-10-14**

A Simple Method for Extraction of Contact Resistance in Organic Thin Film Transistor  
B. C. Jung and C. K. Song,  
*Dong-A Univ., Korea*

**P-10-15**

Analysis of pentacene FET characteristics using a Maxwell-Wagner model  
R. Tamura, E. Lim, T. Manaka and M. Iwamoto, *Tokyo Tech, Japan*

**P-10-16**

Fabrication and Ethanol Vapor Treatment of Magnesium Phthalocyanine Field Effect Transistor  
K. Shinbo, T. Akazawa, H. Ikarashi, Y. Ohdaira, K. Kato and F. Kaneko, *Niigata Univ., Japan*

**P-10-17**

Full-swing Pentacene Organic Inverter with Long-channel Driver and Short-channel Load  
C. A. Lee, D. W. Park, K. D. Jung, J. D. Lee and B. G. Park, *Seoul National Univ., Korea*

**P-10-18**

Physical Properties and Fabricating Technology of Novel Type Resist for Color Filter in TFT LCD  
P. C. Pan, H. C. Wu, H. S. Koo and T. Kawai, *Osaka Univ., Japan*

**P-10-19**

Fabrication of vertical organic light emitting transistor using thin-film ZnO  
H. Yamauchi, M. Iizuka and K. Kudo, *Chiba Univ., Japan*

**P-10-20**

Significantly Enhancing Luminance of Organic Light-Emitting Diodes (OLEDs) with Doping Iodine and Nitrogen Treatment  
S. F. Chen, Y. K. Fang, S. C. Hou, F. S. Lin, C. Y. Lin, S. H. Chang and T. H. Chou, *National Cheng Kung Univ., Taiwan*

**P11**
**Micro/Nano  
Electromechanical and  
Bio-Systems (Devices)**  
(8 Papers)
**P-11-1**

High Performance RF Passive Devices on Plastic Substrates for RFIC Application  
B. F. Hung, C. C. Chen, H. L. Kao and A. Chin, *National Chiao Tung Univ., Taiwan*

**P-11-2**

Development of a Functional Chromosome Nano-Dissection System Using Porous Anodic Alumina Pattern Chip and AFM Cantilever  
D. K. Kim<sup>1</sup>, M. Saito<sup>1</sup>, Y. S. Kwon<sup>2</sup> and E. Tamiya<sup>1</sup>, *<sup>1</sup>JAIST and <sup>2</sup>Dong-A Univ., Japan*

**P-11-3**

Effect of Chemical Modification of the Substrate Surface on Lipid Bilayer Formation  
T. Isono, H. Tanaka and T. Ogino, *Yokohama National Univ., Japan*

**P-11-4**

Biosensing with CNx multi-wall carbon nanotubes  
H. J. Burch, S. A. Contera, C. N. Toldeo, M. R. Planque, N. Grobert, K. Voitchofsky and J. F. Ryan, *Univ. of Oxford, UK*

**P-11-5**

Novel process techniques for ISFET/REFET micro chip based on common Si<sub>3</sub>N<sub>4</sub> sensing membrane  
C. S. Lai, C. E. Lue, C. M. Yang and J. H. Jao, *Chang Gung Univ., Taiwan*

**P-11-6**

Modulation of the Density of Assembled Gold Nanoparticles and Local Plasmon Coupling Effect on SPR Spectrum Response  
X. Li, K. Tamada and M. Hara, *Tokyo Tech, Japan*

**P-11-7**

Electric Properties in Biofilms Studied by Resonant Auger Electron Spectroscopy  
Y. Baba<sup>1</sup>, T. Sekiguchi<sup>1</sup>, I. Shimoyama<sup>1</sup>, K. G. Nath<sup>2</sup> and N. Hirao<sup>1</sup>, *<sup>1</sup>Japan Atomic Energy Agency and <sup>2</sup>Univ. of Quebec, Japan*

**P-11-8**

Micro molding of three-dimensional metal structure by non-electro plating of photopolymerized resin  
T. Yoshimura, S. Maruo and K. Mukai, *Yokohama National Univ., Japan*

Friday, September 15

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>		<b>Area 4: Advanced Memory Technology</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 1: Advanced Gate Stack/Si Processing Science</b>
A-7: Novel Devices and Materials I (9:00-10:30) Chairs: H. Mizuta (Tokyo Tech) Y. Suda (Tokyo Univ. of Agriculture & Technology)	B-7: Micro-Optics and Optical Waveguides (9:00-10:30) Chairs: L. Young (Hitachi) S. Nishikawa (Mitsubishi Electric)	C-7: Micro and Nano Fluidics for Biosensing (9:00-10:30) Chairs: Y. Takamura (JAIST) H. Oana (Univ. of Tokyo)	D-7: Molecular Electronics (9:15-10:30) Chairs: T. Someya (Univ. of Tokyo) K. Kato (Niigata Univ.)		F-7: Flash Memory II (9:00-10:20) Chairs: C. Hsu (eMemory Tech.) Y. Yamauchi (Sharp)	G-7: Characterization II (9:00-10:40) Chairs: M. Kodera (Toshiba) M. Matsuura (Renesas)	H-7: Compact Modeling (9:00-10:40) Chairs: A. Asenov (Univ. of Glasgow) K. Kurimoto (Matsushita Electric)	I-7: Novel Materials (9:00-10:15) Chairs: S. Shimomura (Ehime Univ.) D. Iwai (Fujitsu Labs.)	J-7: High-k Dielectrics II (9:00-10:40) Chairs: Y. Nara (Selete) A. Toriumi (Univ. of Tokyo)
<b>9:00 A-7-1 (Invited)</b> Semiconductor Nanowire Devices for Future Logic and Memory B. Yu and M. Meyyappan, <i>NASA Ames Research Center, USA</i>	<b>9:00 B-7-1 (Invited)</b> Optoelectronic Tweezers: Optical Manipulation Using LEDs and Spatial Light Modulators M. C. Wu, <i>Univ. of California Berkeley, USA</i>	<b>9:00 C-7-1 (Invited)</b> Digital Microfluidics for Chemical and Biological Applications R. L. Garrell, <i>Univ. of California Los Angeles, USA</i>			<b>9:00 F-7-1</b> The incorporation effect of thin Al <sub>2</sub> O <sub>3</sub> layers on ZrO <sub>2</sub> -Al <sub>2</sub> O <sub>3</sub> nanolaminates in the composite oxide-high-K-oxide stack for the floating gate flash memory devices M. S. Joo, S. R. Lee, H. Yang, K. Hong, S. A. Jang, J. Koo, J. Kim, S. Shin, M. Kim, S. Pyi, N. Kwak and J. W. Kim, <i>Hynix Semiconductor Inc., Korea</i>	<b>9:00 G-7-1</b> Late News	<b>9:00 H-7-1</b> Suppressed short-channel effect of DG-MOSFET and its modeling H. Oka <sup>1</sup> , R. Tanabe <sup>1</sup> , N. Sadachika <sup>2</sup> , A. Yumisaki <sup>2</sup> and M. Miura-Mattausch <sup>2</sup> , <sup>1</sup> <i>Fujitsu Labs., Ltd. and</i> <sup>2</sup> <i>Hiroshima Univ., Japan</i>	<b>9:00 I-7-1</b> Epitaxial growth of La <sub>0.7</sub> Ba <sub>0.3</sub> MnO <sub>3</sub> thin films on SrTiO <sub>3</sub> and LaAlO <sub>3</sub> substrates by metal-organic deposition process K. Daoudi, T. Tsuchiya, T. Nakajima, I. Yamaguchi, T. Manabe and T. Kumagai, <i>AIST, Japan</i>	<b>9:00 J-7-1</b> Optimization of Hafnium Zirconate (HfZrOx) Gate Dielectric for Device Performance and Reliability R. I. Hegde, D. H. Triyoso, S. Kalpat, S. B. Samavedam, J. K. Schaeffer, E. Luckowski, C. Capasso, D. C. Gilmer, M. Raymond, D. Roan, J. Nguyen, L. La, E. Hebert, X. D. Wang, R. Gregory, R. S. Rai, J. Jiang, T. Y. Luo and B. E. White Jr <i>Jr. White, ASTS, USA</i>
<b>9:30 A-7-2</b> Charge Polarity Dependence of Negative Differential Conductance in Room-Temperature Operating Silicon Single-Charge Transistor M. Kobayashi, K. Miyaji and T. Hiramoto, <i>Univ. of Tokyo, Japan</i>	<b>9:30 B-7-2</b> Novel Opto-Electro Printed Circuit Board with Polynorborene Optical Waveguide M. Fujiwara <sup>1,2</sup> , Y. Shirato <sup>1</sup> , H. Owari <sup>1</sup> , K. Watanabe <sup>1</sup> , M. Matsuyama <sup>1</sup> , K. Takahama <sup>1</sup> , T. Mori <sup>1</sup> , K. Miyao <sup>1</sup> , K. Choki <sup>1</sup> , T. Fukushima <sup>2</sup> , T. Tanaka <sup>3</sup> and M. Koyanagi <sup>2</sup> , <sup>1</sup> <i>Sumitomo Bakelite Co., Ltd. and</i> <sup>2</sup> <i>Tohoku Univ., Japan</i>	<b>9:30 C-7-2</b> DNA Size Separation Employing Quartz Nano-Pillars with Different Allocations R. Ogawa <sup>1</sup> , N. Kaji <sup>2</sup> , S. Hashioka <sup>1</sup> , Y. Baba <sup>2,3</sup> and Y. Horiike <sup>1</sup> , <sup>1</sup> <i>NIMS, Nagoya Univ. and</i> <sup>2</sup> <i>AIST, Japan</i>			<b>9:20 F-7-2</b> High-k HfO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> nanolaminated charge trapping layers for high performance flash memory device applications S. Maikap <sup>1</sup> , P. J. Tzeng <sup>1</sup> , T. Y. Wang <sup>2</sup> , C. H. Lin <sup>1</sup> , H. Y. Lee <sup>1</sup> , C. C. Wang <sup>1</sup> , L. S. Lee <sup>1</sup> , J. R. Yang <sup>2</sup> and M. J. Tsai <sup>1</sup> , <sup>1</sup> <i>Industrial Technology Research Inst. and</i> <sup>2</sup> <i>National Taiwan Univ., Taiwan</i>	<b>9:20 G-7-2</b> CuAl Alloy Interconnects as a Solution to the Trade-off between Reliability and Defect Density T. Furusawa <sup>1</sup> , D. Kodama <sup>1</sup> , H. Miyazaki <sup>1</sup> , M. Matsumoto <sup>1</sup> , J. Izumitani <sup>1</sup> , H. Matsumoto <sup>2</sup> , S. Fukui <sup>1</sup> , K. Hashimoto <sup>1</sup> , S. Tawa <sup>1</sup> , Y. Nagaki <sup>2</sup> , M. Okada <sup>1</sup> , K. Tomita <sup>1</sup> , A. Ishii <sup>1</sup> , N. Amou <sup>2</sup> , K. Mori <sup>1</sup> , K. Maekawa <sup>1</sup> , Y. Minoura <sup>3</sup> , N. Suzumura <sup>1</sup> , K. Honda <sup>1</sup> , Y. Hirose <sup>1</sup> and A. Osaki <sup>1</sup> , <sup>1</sup> <i>Renesas Technology Corp.,</i> <sup>2</sup> <i>Renesas Semiconductor Engineering Corp. and</i> <sup>3</sup> <i>Ltec Corp., Japan</i>	<b>9:20 H-7-2</b> A Continuous, Explicit Drain-Current Model for Asymmetric Undoped Double-Gate MOSFETs Z. M. Zhu <sup>1</sup> , X. Zhou <sup>1</sup> , K. Chandrasekaran <sup>1</sup> , G. H. See <sup>1</sup> and S. C. Rustagi <sup>2</sup> , <sup>1</sup> <i>Nanyang Technological Univ. and</i> <sup>2</sup> <i>Inst. of Microelectronics, Singapore</i>	<b>9:15 I-7-2</b> Molecular Dynamics and Quantum Chemical Molecular Dynamics Approach to Design of MgO Protecting Layer in Plasma Display M. Kubo <sup>1,2</sup> , H. Kikuchi <sup>1</sup> , H. Tsuboi <sup>1</sup> , M. Koyama <sup>1</sup> , A. Endou <sup>1</sup> , H. Takaba <sup>1</sup> , C. A. del Carpio <sup>1</sup> , H. Kajiyama <sup>3</sup> and A. Miyamoto <sup>1</sup> , <sup>1</sup> <i>Tohoku Univ.,</i> <sup>2</sup> <i>JST-PRESTO and</i> <sup>3</sup> <i>Univ. of Tokyo, Japan</i>	<b>9:20 J-7-2</b> Current Transportation Mechanism and Interface States Characterization of Sputtered Gd <sub>2</sub> O <sub>3</sub> Gate Dielectrics for ULSI Application W. C. Wu <sup>1</sup> , C. S. Lai <sup>2</sup> , K. T. Wang <sup>1</sup> , J. C. Wang <sup>3</sup> and T. S. Chao <sup>1</sup> , <sup>1</sup> <i>National Chiao Tung Univ.,</i> <sup>2</sup> <i>Chang Gung Univ. and</i> <sup>3</sup> <i>Nanya Technology Corp., Taiwan</i>

**Room 411/412 (A)**

**9:45 A-7-3**  
High-PVCR Si/Si<sub>1-x</sub>Gex Planer-Type Resonant Tunneling Diode Formed with Phosphorous doped Quadruple-layer Buffer  
H. Maekawa, Y. Sano and Y. Suda, *Tokyo Univ. of Agriculture and Technology, Japan*

**10:00 A-7-4**

High-Density Floating Nanodots Memory Produced by Cage-Shaped Protein  
K. Yamada<sup>1</sup>, S. Yoshii<sup>1</sup>, S. Kumagai<sup>1</sup>, A. Miura<sup>2</sup>, Y. Uraoka<sup>2</sup>, T. Fuyuki<sup>2</sup> and I. Yamashita<sup>1,2,3</sup>,  
<sup>1</sup>Matsushita Electric, <sup>2</sup>Nara Inst. of Science and Technology and <sup>3</sup>CREST, Japan

**10:15 A-7-5**

Tunnel-coupled double nanocrystalline Si quantum dots integrated into a single-electron transistor  
Y. Kawata<sup>1</sup>, M. Khalafalla<sup>1</sup>, K. Usami<sup>1</sup>, Y. Tsuchiya<sup>1,2</sup>, H. Mizuta<sup>1,2</sup> and S. Oda<sup>1,2</sup>, <sup>1</sup>Tokyo Tech and <sup>2</sup>SORST-JST, Japan

**Room 413 (B)**

**9:45 B-7-3**  
Micro-Racetrack Notch Filters Based on InGaAsP/InP High Mesa Optical Waveguides  
W. S. Choi<sup>1</sup>, D. H. Kim<sup>1</sup>, S. Khisa<sup>1</sup>, W. Zhao<sup>2</sup>, J. W. Bae<sup>2</sup>, I. Adesida<sup>2</sup> and J. H. Jang<sup>1</sup>, <sup>1</sup>Gwangju Inst. of Science and Technology and <sup>2</sup>Univ. of Illinois at Urbana Campaign, Korea

**10:00 B-7-4**

Fabrication Method of Microlens Array Using Oxidized Porous Silicon Bulk Micromachining and PDMS Replication Molding  
S. K. Yeon, M. L. Ha and Y. S. Kwon, *KAIST, Korea*

**10:15 B-7-5**

Photocell system driven by Mechanoluminescence  
N. Terasaki, C. N. Xu, Y. Imai and H. Yamada, *AIST, Japan*

**Room 414/415 (C)**

**9:45 C-7-3**  
Integrated DNA Purification and Detection Device for Diagnosis of Infection Diseases  
S. Hashioka<sup>1</sup>, R. Ogawa<sup>1</sup>, H. Ogawa<sup>2</sup> and Y. Horiike<sup>1</sup>,  
<sup>1</sup>NIMS and <sup>2</sup>Adbic Incorp., Japan

**10:00 C-7-4**

RNA Trap using Microfluidic Chip with Taper Shaped Channel  
K. Ueno<sup>1</sup>, W. Nagasaka<sup>1</sup>, Y. Tomizawa<sup>1</sup>, Y. Nakamori<sup>1</sup>, E. Tamiya<sup>1</sup> and Y. Takamura<sup>1,2</sup>,  
<sup>1</sup>JAIST, and <sup>2</sup>PRESTO, Japan

**10:15 C-7-5**

Manipulation of DNA Molecules in Nanopores by Electric Field for Porous Silicon Based DNA Microarray Applications  
R. Yamaguchi<sup>1</sup>, K. Ishibashi<sup>1</sup>, K. Miyamoto<sup>1</sup>, Y. Kimura<sup>1,2</sup> and M. Niwano<sup>1,2</sup>,  
<sup>1</sup>Tohoku Univ. and <sup>2</sup>CREST, Japan

**Room 416/417 (D)**

**9:45 D-7-2**  
Fowler-Nordheim Tunneling in Electromigrated Break Junctions with Porphyrin Derivatives  
Y. Noguchi, T. Nagase, R. Ueda, T. Kamikado, T. Kubota and S. Mashiko, *National Inst. of Information and Communications Technology, Japan*

**10:00 D-7-3**

Effect of UV/ozone Treatment on Nanogap Electrodes for Molecular Devices  
T. Goto<sup>1</sup>, H. Inokawa<sup>2</sup>, K. Sumitomo<sup>1</sup>, M. Nagase<sup>1</sup>, Y. Ono<sup>1</sup> and K. Torimitsu<sup>1</sup>,  
<sup>1</sup>NTT Corp. and <sup>2</sup>Shizuoka Univ., Japan

**10:15 D-7-4**

Analysis of hole trapping into pentacene FET by Optical Second Harmonic Generation and C-V measurements  
E. Lim, T. Manaka, R. Tamura and M. Iwamoto, *Tokyo Tech, Japan*

**Room 418 (E)****Room 419 (F)**

**9:40 F-7-3**  
P-SONOS and N-SONOS Transient Current and Field Modeling for Program and Erase  
P. Y. Du and J. C. Guo, *National Chiao Tung Univ., Taiwan*

**10:00 F-7-4**

Lateral Redistribution and Interactive Impacts of Localized Trapped Charges during Retention Baking in SONOS Memory  
H. Pang, L. Pan, L. Sun, D. Wu and J. Zhu, *Tsinghua Univ., China*

**Room 501 (G)**

**9:40 G-7-3**  
Shear Stress Analyses in Chemical Mechanical Planarization Processing with Cu/porous low-k Structure  
M. Kodera<sup>1</sup>, Y. Mochizuki<sup>2</sup>, A. Fukuda<sup>2</sup>, H. Hiyama<sup>2</sup> and M. Tsujimura<sup>3</sup>,  
<sup>1</sup>Semiconductor Company, Toshiba Corp, <sup>2</sup>Ebara Research Corp. and <sup>3</sup>Ebara Corp., Japan

**10:00 G-7-4**

Effects of Oxidizer in Metal CMP Slurry on Open Circuit Potential Change during Metal Polishing  
S. Shima, S. Kamioka, S. Yasuda, H. Nagano, Y. Wada, K. Tokushige, A. Fukunaga and M. Tsujimura, *Ebara Corp., Japan*

**10:20 G-7-5**

Ionic Conduction Leakage Current in Porous Silica Films  
Y. Kayaba<sup>1</sup>, K. Kohmura<sup>2</sup> and T. Kikkawa<sup>1</sup>,  
<sup>1</sup>Hiroshima Univ. and <sup>2</sup>Mitsui Chemicals, Inc., Japan

**Room 502 (H)**

**9:40 H-7-3**  
Surface-Potential-Based MOS-Varactor Model for RF Applications  
M. Miyake<sup>1</sup>, N. Sadachika<sup>1</sup>, D. Navarro<sup>1</sup>, Y. Mizukane<sup>1</sup>, T. Ezaki<sup>1</sup>, M. Miura-Mattausch<sup>1</sup>, H. J. Mattausch<sup>1</sup>, T. Ohguro<sup>2</sup>, T. Iizuka<sup>2</sup>, M. Taguchi<sup>2</sup>, S. Kumashiro<sup>2</sup> and S. Miyamoto<sup>2</sup>,  
<sup>1</sup>Hiroshima Univ. and <sup>2</sup>Semiconductor Technology Academic Research Center, Japan

**10:00 H-7-4**

Using MASTAR as a Pre-SPICE Model Generator for Early Technology Assessment and Circuit Simulation  
F. Boeuf<sup>1</sup>, M. Sellier<sup>1</sup>, B. Duriez<sup>2</sup>, E. Josse<sup>1</sup>, A. Pouydebasque<sup>2</sup>, M. Müller<sup>2</sup>, F. Payet<sup>1</sup>, B. Borot<sup>1</sup> and T. Skotnicki<sup>1</sup>,  
<sup>1</sup>STMicroelectronics and <sup>2</sup>Philips Semiconductor, France

**Room 511/512 (I)**

**9:30 I-7-3**  
Amorphous CuxGa<sub>1-x</sub>O film deposition by ultrahigh vacuum radio frequency magnetron sputtering  
H. Ishikawa, N. Takeuchi, N. Okuda, T. Takeuchi and Y. Horikoshi, *Waseda Univ., Japan*

**9:45 I-7-4**

Development of New Calculation Method for Rare Earth Element and Large Scale Electronic Structure Calculation of Blue Phosphor BaMgAl<sub>10</sub>O<sub>17</sub>:Eu<sup>2+</sup>  
H. Onuma<sup>1</sup>, H. Tsuboi<sup>1</sup>, M. Koyama<sup>1</sup>, A. Endou<sup>1</sup>, H. Takaba<sup>1</sup>, M. Kubo<sup>1,2</sup>, C. A. del Carpio<sup>1</sup>, P. Selvam<sup>1</sup> and A. Miyamoto<sup>1</sup>,  
<sup>1</sup>Tohoku Univ. and <sup>2</sup>PRESTO, Japan

**10:00 I-7-5**

MBE Growth of Gd/Fe Multilayer on GaAs(001)  
H. Miyagawa, S. Koshihara, N. Takahashi, N. Tsurumachi, H. Shiraoka, K. Matsushita, S. Nakanishi and H. Itoh, *Kagawa Univ., Japan*

**Small Auditorium (J)**

**9:40 J-7-3**  
The Effect of Nitrogen on Thermal Diffusion in HfO<sub>2</sub>-based Gate Dielectrics  
N. Takahashi, T. Yamasaki and C. Kaneta, *Fujitsu Labs. Ltd., Japan*

**10:00 J-7-4**

The Highly Reliable Evaluation of Mobility in an Ultra Thin High-k Gate Stack with an Advanced Pulse Measurement Method  
R. Iijima<sup>1</sup>, M. Takayanagi<sup>2</sup>, M. Koyama<sup>1</sup> and A. Nishiyama<sup>1</sup>,  
<sup>1</sup>Toshiba Corp. and <sup>2</sup>Semiconductor Company, Toshiba Corp., Japan

**10:20 J-7-5**

Intrinsic Electronically-Active Defects in Transition Metal Elemental Oxides  
G. Lucovsky<sup>1</sup>, H. Seo<sup>1</sup>, L. B. Fleming<sup>1</sup>, M. D. Ulrich<sup>1</sup> and J. Luning<sup>2</sup>, <sup>1</sup>North Carolina State Univ. and <sup>2</sup>Stanford Synchrotron Radiation Lab., USA

Break

Break

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>	<b>Area 4: Advanced Memory Technology</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 8: Advanced Material Synthesis and Crystal Growth Technology</b>	<b>Area 1: Advanced Gate Stack/Si Processing Science</b>
A-8: Novel Devices and Materials II (10:45-12:15) Chairs: Y. Takahashi (Hokkaido Univ.) M. Tabe (Shizuoka Univ.)	B-8: All-Optical Switches (10:45-12:00) Chairs: M. Sugawara (Fujitsu Labs.) M. Tokushima (NEC)	C-8: Nano and Bio Sensors I (10:45-12:15) Chairs: K. Sawada (Toyoashi Univ. of Tech.) S. A. Contera (Univ. of Oxford)	D-8: Organic Transistor I (10:45-12:00) Chairs: K. Kudo (Chiba Univ.) M. Iwamoto (Tokyo Tech)	E-8: GaAs FETs and Process Technologies (10:45-12:15) Chairs: Y. J. Chan (National Chiaotung Univ.) S. Tanaka (NEC)	F-8: MRAM/PRAM (10:45-12:25) Chairs: Y. Ohji (Renesas) N. Ishiwata (NEC)	G-8: Special Session I ; Reliability (10:45-12:25) Chairs: S. Ogawa (Selete/Matsushita) Y. Hayashi (NEC)	H-8: Advanced Channel and Substrate Technology (10:45-12:25) Chairs: Y. Momiyama (Fujitsu) K. Takeuchi (NEC)	I-8: Silicon-based Material Systems (10:45-11:45) Chairs: K. Nishi (NEC) H. Yamaguchi (NTT)	J-8: Metal/High-k CMOS (10:45-12:25) Chairs: Y. Tsunashima (Toshiba) O. Faynot (LETI)
<b>10:45 A-8-1</b> Electrostatic coupling between two double-quantum dots studied by resonant tunneling current G. Shinkai <sup>1,2</sup> , T. Fujisawa <sup>1,2</sup> , T. Hayashi <sup>1</sup> and Y. Hirayama <sup>1,3,4</sup> , <sup>1</sup> NTT Corp., <sup>2</sup> Tokyo Tech, <sup>3</sup> Tohoku Univ. and <sup>4</sup> SORST-JST, Japan	<b>10:45 B-8-1</b> 40G bit/s NRZ wavelength converter with narrow active waveguides and inverted operation T. Hatta <sup>1,2,3</sup> , T. Miyahara <sup>1,2</sup> , Y. Miyazaki <sup>1,2</sup> , K. Takagi <sup>1,2</sup> , K. Matsumoto <sup>1,2</sup> , T. Aoyagi <sup>1,2</sup> , K. Mishina <sup>3</sup> , A. Maruta <sup>3</sup> and K. Kitayama <sup>3</sup> , <sup>1</sup> OITDA, <sup>2</sup> Mitsubishi Electric Corp. and <sup>3</sup> Osaka Univ. Japan	<b>10:45 C-8-1 (Invited)</b> Microchip based Fabrication of Curved Microstructures like Spider in Nature S. H. Lee, <i>Korea Univ., Korea</i>	<b>10:45 D-8-1</b> Combined Impact of Field and Carrier Concentration on Charge Carrier Mobilities in Amorphous Organic Thin Films C. Madigan and V. Bulović, <i>MIT, USA</i>	<b>10:45 E-8-1</b> Enhancement Mode GaAs n-MOSFET with High-k Dielectric M. Yakimov <sup>1</sup> , V. Tokranov <sup>1</sup> , R. Kambhampati <sup>1</sup> , S. Koveshnikov <sup>2</sup> , W. Tsai <sup>2</sup> , F. Zhu <sup>3</sup> , J. Lee <sup>3</sup> and S. Oktyabrsky <sup>1</sup> , <sup>1</sup> State Univ. of New York at Albany, <sup>2</sup> Intel Corp. and <sup>3</sup> Univ. of Texas at Austin, USA	<b>10:45 F-8-1</b> Process Integration of Low-Power and High-Speed 16Mb MRAM using Multi-Layer Yoke Wiring Technology T. Kajiyama <sup>1</sup> , S. Miura <sup>2</sup> , Y. Asao <sup>1</sup> , T. Ueda <sup>1</sup> , H. Aikawa <sup>1</sup> , M. Iwayama <sup>1</sup> , K. Hosotani <sup>1</sup> , M. Amano <sup>1</sup> , M. Yoshikawa <sup>1</sup> , K. Tsuchida <sup>1</sup> , S. Ikegawa <sup>1</sup> , T. Kishi <sup>1</sup> , M. Shimomura <sup>1</sup> , K. Shimura <sup>2</sup> , N. Ohshima <sup>2</sup> , H. Hada <sup>2</sup> , A. Nitayama <sup>1</sup> , S. Tahara <sup>2</sup> and H. Yoda <sup>1</sup> , <sup>1</sup> Toshiba Corp. and <sup>2</sup> NEC Corp., Japan	<b>10:45 G-8-1 (Invited)</b> Challenges of Cu Metallization for 45nm and beyond M. H. Tsai, <i>TSMC, Taiwan</i>	<b>10:45 H-8-1</b> Strained SiGe-On-Insulator N-MOSFET with Silicon Source/Drain for Drive Current Enhancement G. H. Wang <sup>1</sup> , E. H. Toh <sup>1</sup> , K. W. Ang <sup>1</sup> , C. H. Tung <sup>2</sup> , A. Du <sup>2</sup> , Y. L. Foo <sup>3</sup> , G. Q. Lo <sup>2</sup> , G. Samudra <sup>1</sup> and Y. C. Ye <sup>1</sup> , <sup>1</sup> National Univ. of Singapore, <sup>2</sup> Inst. of Microelectronics and <sup>3</sup> Inst. of Materials Research & Engineering, Singapore	<b>10:45 I-8-1</b> Fabrication of III-V-O-I (III-V on Insulator) structures on Si using micro-channel epitaxy with a two-step growth technique M. Shichijo, R. Nakane, S. Sugahara and S. Takagi, <i>Univ. of Tokyo, Japan</i>	<b>10:45 J-8-1</b> Highly scalable and WF-tunable Ni(Pt)Si/SiON TOSI-gate CMOS devices obtained in a CMP-less integration scheme M. Muller <sup>1</sup> , G. Bidal <sup>2</sup> , A. Mondot <sup>2</sup> , S. Denorme <sup>2</sup> , C. Fenouillet-Beranger <sup>1</sup> , F. Boeuf <sup>2</sup> , D. Aime <sup>2</sup> , M. Rafik <sup>2</sup> , P. Gouraud <sup>2</sup> , T. Kormann <sup>1</sup> , G. Chabanne <sup>2</sup> , A. Zauner <sup>1</sup> , G. Braeckelmann <sup>3</sup> , S. Bonnetier <sup>3</sup> , D. Barge <sup>1</sup> , C. Laviron <sup>4</sup> , A. Toffoli <sup>4</sup> , A. Tarnowka <sup>1</sup> , S. Pokrant <sup>1</sup> and T. Skotnicki <sup>2</sup> , <sup>1</sup> Philips Semiconductors, <sup>2</sup> STMicroelectronics, <sup>3</sup> Freescale Conductors and <sup>4</sup> CEA-LETI, France
<b>11:00 A-8-2</b> Photo Illumination Effect on Single-Electron-Tunneling Current Through a Thin Bicrystal SOI FET R. Nuryadi <sup>1</sup> , Z. A. Burhanudin <sup>1</sup> , R. Yamano <sup>1</sup> , T. Ishino <sup>1</sup> , Y. Ishikawa <sup>2</sup> and M. Tabe <sup>1</sup> , <sup>1</sup> Shizuoka Univ. and <sup>2</sup> Univ. of Tokyo, Japan	<b>11:00 B-8-2</b> Improved Waveguide Structure for All Optical Switches based on Intersubband Transition in II-VI Quantum Wells K. Akita <sup>1,2</sup> , R. Akimoto <sup>1</sup> , T. Hasama <sup>1</sup> , H. Ishikawa <sup>1</sup> and Y. Takashi <sup>2</sup> , <sup>1</sup> National Inst. of Advanced Industrial Science and Technology and <sup>2</sup> Tokyo Univ. of Science, Japan	<b>11:00 D-8-2</b> Electric field distribution in organic field effect transistor evaluated by microscopic second harmonic generation T. Manaka, E. Lim, R. Tamura, D. Yamada and M. Iwamoto, <i>Tokyo Tech, Japan</i>	<b>11:00 E-8-2</b> Investigation of GaAs MOSFETs with Gate Oxide Grown Using Photoelectrochemical Oxidation Method H. Y. Lee <sup>1</sup> , Y. F. Lin <sup>1</sup> , M. Y. Wang <sup>1</sup> and C. T. Lee <sup>2</sup> , <sup>1</sup> National Formosa Univ. and <sup>2</sup> National Cheng Kung Univ., Taiwan	<b>11:05 F-8-2</b> New Magnetic Nano-Dots Memory with FePt Nano-Dots C. K. Yin <sup>1</sup> , J. C. Bea <sup>2</sup> , M. Murugesan <sup>2</sup> , M. Oogane <sup>1</sup> , T. Fukushima <sup>1</sup> , T. Tanaka <sup>1</sup> , K. Natori <sup>3</sup> , M. Miyao <sup>4</sup> and M. Koyanagi <sup>1</sup> , <sup>1</sup> Tohoku Univ., <sup>2</sup> JST, <sup>3</sup> Univ. of Tsukuba and <sup>4</sup> Kyusyu Univ., Japan	<b>11:05 H-8-2</b> Ultra-thin Ge-on-Insulator (GOI) Metal S/D p-channel MOSFETs fabricated by low temperature MBE growth T. Uehara, H. Matsubara, S. Sugahara and S. Takagi, <i>Univ. of Tokyo, Japan</i>	<b>11:00 I-8-2</b> Dynamics of Defects in Strained Silicon, Strained SiGe and Strained Germanium A. Reznicek, J. P. de Souza, K. W. Schwarz, K. E. Fogel, J. A. Ott, H. J. Hovel and D. K. Sadana, <i>IBM Research, USA</i>	<b>11:05 J-8-2</b> Sub-30 nm P-channel Schottky Source/Drain FinFETs: Integration of Pt <sub>3</sub> Si FUSI Metal Gate and High-k Dielectric R. T. P. Lee <sup>1</sup> , K. M. Tan <sup>1</sup> , A. E. J. Lim <sup>1</sup> , T. Y. Liow <sup>1</sup> , G. Q. Lo <sup>3</sup> , G. Samudra <sup>1</sup> , D. Z. Chi <sup>2</sup> and Y. C. Ye <sup>1</sup> , <sup>1</sup> National Univ. of Singapore, <sup>2</sup> Inst. of Materials Research and Engineering and <sup>3</sup> Inst. of Microelectronics, Singapore		

**Room 411/412 (A)****11:15 A-8-3**

Fabrication of Ge Quantum-dots by Oxidation of Si<sub>1-x</sub>Ge<sub>x</sub>-on-insulator Nanowires and its Applications to Resonant Tunneling Diodes and Single-electron/Single-hole Transistors  
W. T. Lai and P. W. Li, *National Central Univ., Taiwan*

**11:30 A-8-4**

Observation of single-electron pump operation with one gate bias in phosphorous-doped Si wires  
D. Moraru<sup>1</sup>, Y. Ono<sup>2</sup>, H. Inokawa<sup>1</sup>, K. Yokoi<sup>1</sup>, R. Nuryadi<sup>1</sup>, H. Ikeda<sup>1</sup> and M. Tabe<sup>1</sup>,  
<sup>1</sup>Shizuoka Univ. and <sup>2</sup>NTT Corp., Japan

**11:45 A-8-5**

SET-based Flexible Multi-valued NAND and NOR Gates for Half-Adder  
C. K. Lee<sup>1</sup>, S. J. Kim<sup>1</sup>, S. J. Choi<sup>1</sup>, J. H. Hwang<sup>1</sup>, R. S. Chung<sup>1</sup>, J. J. Lee<sup>1</sup>, M. S. Kim<sup>1</sup>, S. J. Shin<sup>1</sup>, J. B. Choi<sup>1</sup>, Y. S. Yu<sup>2</sup>, H. W. Kye<sup>3</sup> and B. N. Song<sup>3</sup>,  
<sup>1</sup>Chungbuk National Univ., <sup>2</sup>Hankyong National Univ. and <sup>3</sup>EXCEL Semiconductor Inc., Korea

**Room 413 (B)****Room 414/415 (C)****11:15 C-8-2**

First Selective Detection of Proteins Using Top-Gate Carbon Nanotube Field Effect Transistor  
M. Abe<sup>1,2</sup>, K. Murata<sup>1,2,3</sup>, A. Kojima<sup>3,4</sup>, Y. Ifuku<sup>4</sup>, M. Shimizu<sup>5</sup>, T. Ataka<sup>1,2</sup> and K. Matsumoto<sup>2,3,5,6</sup>,  
<sup>1</sup>Olympus Corp., <sup>2</sup>NEDO, <sup>3</sup>CREST-JST, <sup>4</sup>Mitsubishi Kagaku, <sup>5</sup>AIST and <sup>6</sup>Osaka Univ., Japan

**11:30 C-8-3**

High-efficiency cell membrane perforation technique based on self-organized ZnO nanorods  
M. Seki, T. Saito and H. Tabata, *Osaka Univ., Japan*

**11:45 C-8-4**

In-situ Monitoring of DNA Hybridization Using Surface Infrared Spectroscopy  
K. Miyamoto<sup>1</sup>, R. Yamaguchi<sup>1</sup>, K. Ishibashi<sup>1</sup>, Y. Kimura<sup>1,2</sup> and M. Niwano<sup>1,2</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>CREST-JST, Japan

**Room 416/417 (D)****11:15 D-8-3**

Organic Static Induction Transistors Based on Pentacene Thin Films with Various Source Electrodes  
Y. Watanabe<sup>1</sup>, H. Iechi<sup>1,2</sup> and K. Kudo<sup>1</sup>, <sup>1</sup>Chiba Univ. and <sup>2</sup>Ricoh Co., Ltd. Japan

**11:30 D-8-4**

Investigation for hafnium oxide as an insulator layer of organic thin film transistor  
C. W. Lin, J. H. Lin and K. C. Liu, *Chang Gung Univ., Taiwan*

**11:45 D-8-5**

Reduction of Bias-Induced Threshold Voltage Shift in Pentacene Field Effect Transistors by Interface Modification and Molecular Ordering  
C. B. Park, T. Nishimura, T. Yokoyama, K. Kita and A. Toriumi, *Univ. of Tokyo, Japan*

**Room 418 (E)****11:15 E-8-3**

Passivation Effects of 100 nm In<sub>0.4</sub>AlAs/In<sub>0.35</sub>GaAs Metamorphic HEMT With Remote PECVD Grown Si<sub>3</sub>N<sub>4</sub> Layer  
S. Kim, K. Jang, J. Lee, J. Her and K. Seo, *Seoul National Univ., Korea*

**11:30 E-8-4**

Microwave Performance of Pseudomorphic HEMT with Tunable Field-Plate Voltage  
H. C. Chiu and F. T. Chien, *Chang Gung Univ. Taiwan*

**11:45 E-8-5**

80nm T-Shaped Gate Metamorphic HEMTs fabricated Using Two-Step Gate Recess Process  
H. S. Yoon, J. Y. Shim, D. M. Kang, J. Y. Hong and K. H. Lee, *ETRI, Korea*

**Room 419 (F)****11:25 F-8-3**

Optimization of Ring Type Electrode Process for High Density PRAM  
K. C. Ryoo, Y. J. Song, D. H. Kang, C. W. Jeong, J. H. Kong, J. H. Oh, D. W. Lim, S. S. Park, J. I. Kim, J. H. Kim, J. H. Park, Y. T. Oh, J. S. Kim, J. M. Shin, J. H. Park, K. W. Lee, Y. Fai, G. H. Koh, G. T. Jeong, H. S. Jeong and K. Kim, *Samsung Electronics Co., Ltd, Korea*

**11:45 F-8-4**

Characteristics Improvement of Phase Change Memory with Programming Pulse Width  
D. S. Chao<sup>1,3</sup>, C. M. Lee<sup>1</sup>, Y. C. Chen<sup>1</sup>, P. H. Yen<sup>1</sup>, D. Y. Wang<sup>1</sup>, M. J. Chen<sup>1</sup>, S. C. Lo<sup>2</sup>, H. H. Hsu<sup>1</sup>, W. H. Wang<sup>1</sup>, F. Chen<sup>1</sup>, Y. Chuo<sup>1</sup>, C. Lien<sup>3</sup>, M. J. Kao<sup>1</sup> and M. J. Tsai<sup>1</sup>, <sup>1</sup>EOL, <sup>2</sup>MCL and <sup>3</sup>National Tsing Hua Univ., Taiwan

**Room 501 (G)****11:15 G-8-2 (Invited)**

Defects in Electroplated Cu and their Impact on Stress Migration Reliability  
A. Uedono<sup>1</sup>, T. Suzuki<sup>2</sup>, T. Nakamura<sup>2</sup>, T. Ohdaira<sup>3</sup> and R. Suzuki<sup>3</sup>, <sup>1</sup>Univ. of Tsukuba, <sup>2</sup>STARC and <sup>3</sup>AIST, Japan

**11:45 G-8-3**

Nondestructive characterization of dielectric stack structures by laser-pulse-generated surface acoustic wave analysis  
T. Takimura<sup>1</sup>, N. Hata<sup>1,2</sup>, Y. Shishida<sup>3</sup>, S. Chikaki<sup>3</sup> and T. Kikkawa<sup>2,4</sup>, <sup>1</sup>ASRC, <sup>2</sup>AIST, <sup>3</sup>MIRAI-ASRC, <sup>4</sup>AIST, <sup>5</sup>MIRAI-ASET and <sup>6</sup>Hiroshima Univ., Japan

**Room 502 (H)****11:25 H-8-3**

Reduction of Parasitic Resistance of Self-Aligned Copper Germanide for Germanium p-MOSFETs  
Y. L. Chao and J. C. Woo, *Univ. of California Los Angeles, USA*

**11:45 H-8-4**

Bendable High-Performance Electronic Devices (Active Transistor, High-Density Interconnect and Passive-MIM Capacitors) on Flexible Organic-Substrate  
H. Y. Li<sup>1</sup>, L. H. Guo<sup>1</sup>, W. Y. Loh<sup>1</sup>, L. K. Bera<sup>1</sup>, Q. X. Zhang<sup>1</sup>, N. Hwang<sup>1</sup>, E. B. Liao<sup>1</sup>, K. W. Teoh<sup>1</sup>, H. M. Chua<sup>1</sup>, Z. X. Shen<sup>2</sup>, G. Q. Lo<sup>1</sup>, N. Balasubramanian<sup>1</sup> and D. L. Kwong<sup>1</sup>, <sup>1</sup>Inst. of Microelectronics and <sup>2</sup>Nanyang Technological Univ., Singapore

**Room 511/512 (I)****11:15 I-8-3**

Inhomogeneous strain in thin silicon films analyzed by grazing incidence x-ray diffraction  
H. Omi<sup>1</sup>, T. Kawamura<sup>1</sup>, Y. Kobayashi<sup>1</sup>, S. Fujikawa<sup>2</sup>, Y. Tsusaka<sup>2</sup>, Y. Kagoshima<sup>2</sup> and J. Matsui<sup>3</sup>, <sup>1</sup>NTT Corp., <sup>2</sup>Univ. of Hyogo and <sup>3</sup>CAST, Japan

**11:30 I-8-4**

Characterization of Epitaxial Silicon Films Grown by Atmospheric Pressure Plasma Chemical Vapor Deposition at Low Temperatures (450-600°C)  
N. Tawara, H. Ohmi, Y. Terai, H. Kakiuchi, H. Watanabe, Y. Fujiwara and K. Yasutake, *Osaka Univ., Japan*

**Small Auditorium (J)****11:25 J-8-3**

Effects of Optimization of Gate Edge Profile on sub-45nm Metal Gate High-k Dielectric Metal-Oxide-Semiconductor Field Effect Transistors Characteristics  
C. Y. Kang<sup>1</sup>, R. Choi<sup>1</sup>, S. H. Bae<sup>2</sup>, S. C. Song<sup>1</sup>, M. M. Hussain<sup>1</sup>, C. Young<sup>1</sup>, D. Heh<sup>1</sup>, G. Bersuker<sup>1</sup> and B. H. Lee<sup>3</sup>,  
<sup>1</sup>SEMATECH, <sup>2</sup>Univ. of Texas at Austin and <sup>3</sup>IBM Assignee, USA

**11:45 J-8-4**

Compatibility of ALD Hafnium Silicate with Dual Metal Gate CMOS Integration  
M. M. Hussain<sup>1</sup>, S. -. Song<sup>1</sup>, C. Y. Kang<sup>1</sup>, M. Quevedo-lopez<sup>2</sup>, H. Alshareef<sup>2</sup>, B. Sassman<sup>1</sup>, R. Choi<sup>1</sup> and B. H. Lee<sup>3</sup>,  
<sup>1</sup>SEMATECH, <sup>2</sup>Texas Instruments and <sup>3</sup>IBM, USA

**Room 411/412 (A)**

**12:00 A-8-6**  
Multi-Functionality of Novel Structured Tunneling Devices  
W. Y. Choi,  
J. Y. Song, J. P. Kim,  
J. D. Lee and  
B. G. Park, *Seoul National Univ., Korea*

**Room 413 (B)****Room 414/415 (C)**

**12:00 C-8-5**  
Si-Based Planer Type Ion-channel Biosensors  
H. Uno<sup>1</sup>, Z. L. Zhang<sup>1</sup>,  
T. Y. Chiang<sup>1</sup>,  
K. Suzui<sup>1</sup>, R. Tero<sup>1</sup>,  
S. Nakao<sup>1</sup>, S. Seki<sup>2</sup>,  
S. Tagawa<sup>2</sup> and  
T. Urisu<sup>1</sup>, <sup>1</sup>*Inst. for Molecular Science and*  
<sup>2</sup>*Osaka Univ., Japan*

**Room 416/417 (D)****Room 418 (E)**

**12:00 E-8-6**  
Comparative Study of DC and Microwave Characteristics of 0.12  $\mu\text{m}$  T-Shaped Gate AlGaAs/InGaAs/GaAs PHEMTs Using a Hybrid and Conventional E-beam Lithography Process  
J. W. Lim,  
S. W. Yoon,  
H. K. Ahn, H. G. Ji,  
W. J. Chang,  
J. K. Mun and H. Kim,  
*ETRI, Korea*

**Room 419 (F)**

**12:05 F-8-5**  
Thickness Dependent Nano-Crystallization in Ge<sub>2</sub>Sb<sub>2</sub>Te<sub>5</sub> films and Its Effect on Devices  
X. Wei<sup>1,2</sup>, L. Shi<sup>1</sup> and  
C. T. Chong<sup>1,2</sup>, <sup>1</sup>*Data Storage Inst. and*  
<sup>2</sup>*National Univ. of Singapore, Singapore*

**Room 501 (G)**

**12:05 G-8-4**  
High Performance SiN-MIM Decoupling Capacitors with Surface-smoothed Bottom Electrodes for High-speed MPUs  
I. Kume<sup>1</sup>, N. Inoue<sup>1</sup>,  
H. Ohtake<sup>1</sup>, S. Saitoh<sup>1</sup>,  
N. Furutake<sup>1</sup>,  
J. Kawahara<sup>1</sup>,  
T. Toda<sup>2</sup>,  
T. Shinmura<sup>2</sup>,  
K. Matsui<sup>2</sup>, T. Iwaki<sup>2</sup>,  
K. Ohto<sup>2</sup>,  
M. Furuyama<sup>2</sup> and  
Y. Hayashi<sup>1</sup>, <sup>1</sup>*NEC Corp. and* <sup>2</sup>*NEC Electronics, Japan*

**Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

**12:05 J-8-5**  
Full-Metal-Gate Integration of Dual-Metal-Gate HiSiON CMOS Transistors by Using Oxidation-Free Dummy-Mask Process  
F. Ootsuka,  
Y. Tamura,  
Y. Akasaka,  
S. Inumiya, H. Nakata,  
M. Ohtsuka,  
T. Watanabe,  
M. Kitajima, Y. Nara  
and K. Nakamura,  
*Selete, Japan*

**Lunch**

**Lunch**

Room 411/412 (A)	Room 413 (B)	Room 414/415 (C)	Room 416/417 (D)	Room 418 (E)	Room 419 (F)	Room 501 (G)	Room 502 (H)	Room 511/512 (I)	Small Auditorium (J)
<b>Area 9: Physics and Applications of Novel Functional Materials and Devices</b>	<b>Area 7: Photonic Devices and Device Physics</b>	<b>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>	<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 2: Characterization and Materials Engineering for Interconnect Integration</b>	<b>Area 3: CMOS Devices/Device Physics</b>		<b>Area 1: Advanced Gate Stack/Si Processing Science J-9-1</b>
A-9: Novel Devices and Materials III (13:15-14:45) Chairs: K. Ishibashi (RIKEN) T. Fujisawa (NTT)	B-9: Detectors and Sensors (13:15-15:00) Chairs: M. Tokushima (NEC) M. Sugawara (Fujitsu Labs.)	C-9: Nano and Bio Sensors II (13:15-15:00) Chairs: H. Tabata (Osaka Univ.) H. Sugihara (Matsushita Electric)	D-9: Organic Transistor II (13:30-15:00) Chairs: M. Iwamoto (Tokyo Tech) T. Someya (Univ. of Tokyo)	E-9: GaN FETs and Process Technologies (13:15-15:00) Chairs: M. Kuzuhara (Univ. of Fukui) R. Hattori (Mitsubishi Electric)	F-9: Schottky S/D and Carrier Transport (13:15-14:55) Chairs: A. Hokazono (Toshiba) J. C. S. Woo (UCLA)	G-9: Special Session II : Metallization Challenges (13:15-15:35) Chairs: J. Koike (Tohoku Univ.) M. Nihei (Selete/Fujitsu)	H-9: Carrier Transport (13:15-14:55) Chairs: H. C. Lin (National Chiao Tung Univ.) K. Takeuchi (NEC)	J-9: Reliability (13:15-15:05) Chairs: J. Yugami (Renesas) S. Miyazaki (Hiroshima Univ.)	
<b>13:15 A-9-1 (Invited)</b> Organic Molecular Wires P. Hadley and M. Durkut, <i>Graz Univ. of Technology, Austria</i>	<b>13:15 B-9-1</b> InP/InGaAs Leaky Waveguide Photodiode with a Partially p-Doped Absorption Layer and a Distributed-Bragg-Reflector (DBR) for High-Power and High-Bandwidth-Responsivity Product Performance W. Y. Chiu, W. K. Wang, Y. S. Wu, F. H. Huang, D. M. Lin, Y. J. Chan and J. W. Shi, <i>National Central Univ., Taiwan</i>	<b>13:15 C-9-1</b> Membranes as Self-Assembling Coating of Solid State Device Components: Integration of Submicron Electrical Circuitry with Biological Systems M. R. R. de Planque, N. C. Toledo, S. A. Contera and J. F. Ryan, <i>Univ. of Oxford, UK</i>	<b>13:15 E-9-1 (Invited)</b> Methods and Mechanisms for Ohmic Contacts on AlGaN/GaN HEMTs I. Adesida, F. M. Mohammed, L. Wang, A. Basu and V. Kumar, <i>Univ. of Illinois at Urbana-Champaign, USA</i>	<b>13:15 F-9-1</b> Dopant Segregated Pt-Germanide Schottky S/D p-MOSFET with HfO <sub>2</sub> /TaN gate on Strained Si-SiGe channel W. Y. Loh <sup>1</sup> , Y. Chen <sup>1,2</sup> , S. J. Lee <sup>2</sup> , L. K. Bera <sup>1</sup> , R. Yang <sup>1</sup> , G. Q. Lo <sup>1</sup> and D. L. Kwong <sup>1</sup> , <sup>1</sup> <i>Inst. of Microelectronics and</i> <sup>2</sup> <i>National Univ. of Singapore, Singapore</i>	<b>13:15 G-9-1 (Invited)</b> Reliability Challenges for Advanced Copper Low-k Interconnects Z. Tokei <sup>1</sup> , C. Bruynseraede <sup>1</sup> , Y. L. Li <sup>1,2</sup> , I. Ciofi <sup>1</sup> and G. P. Beyer <sup>1</sup> , <sup>1</sup> <i>IMEC and</i> <sup>2</sup> <i>Katholieke Univ. Leuven, Belgium</i>	<b>13:15 H-9-1</b> Comparative Study on Influence of Subband Structures on Electrical Characteristics of III-V Semiconductor, Ge and Si Channel n-MISFETs S. Takagi and S. Sugahara, <i>Univ. of Tokyo, Japan</i>	<b>13:15 J-9-1 (Invited)</b> Degradation and Breakdown of Sub-1nm EOT HfO <sub>2</sub> /Metal Gate Stacks G. Groeseneken <sup>1,2</sup> , R. Degraeve <sup>1</sup> , T. Kauerauf <sup>1,2</sup> , M. Cho <sup>1,3</sup> , M. Zahid <sup>4</sup> , L. A. Ragnarsson <sup>1</sup> , D. P. Brunco <sup>5</sup> , B. Kaczer <sup>1</sup> , P. Roussel <sup>1</sup> and S. De Gendt <sup>1,2</sup> , <sup>1</sup> <i>IMEC, </i> <sup>2</sup> <i>KU Leuven, </i> <sup>3</sup> <i>Seoul National Univ., </i> <sup>4</sup> <i>John Moores Univ. and </i> <sup>5</sup> <i>Intel assignee at IMEC, Belgium</i>		
	<b>13:30 B-9-2</b> Deep Trench Isolation for Pixel Crosstalk Suppression in Active Pixel Sensor with 1.7µm pixel pitch B. J. Park <sup>1</sup> , C. R. Moon <sup>1</sup> , Y. W. Lee <sup>1</sup> , D. W. Kim <sup>1</sup> , K. H. Paik <sup>1</sup> , J. R. Yoo <sup>1</sup> , Y. S. Yoo <sup>1</sup> , Y. Jon <sup>1</sup> , C. H. Koo <sup>1</sup> , S. C. Bang <sup>1</sup> , Y. K. Lee <sup>1</sup> , Y. J. Cho <sup>1</sup> , S. H. Hwang <sup>1</sup> , D. C. Park <sup>1</sup> , H. G. Jung <sup>1</sup> , J. C. Shin <sup>1</sup> , J. Jung <sup>2</sup> , K. B. Lee <sup>1</sup> , H. P. Noh <sup>1</sup> , D. H. Lee <sup>1</sup> and K. Kim <sup>1</sup> , <sup>1</sup> <i>Samsung Electronics Co. and </i> <sup>2</sup> <i>Sejong Univ., Korea</i>	<b>13:30 C-9-2</b> Evaluation of Electrical Stimulus Current to Retina Cells for Retinal Prosthesis by Using Platinum-Black (Pt-b) Stimulus Electrode Array T. Watanabe, K. Komiya, T. Kobayashi, R. Kobayashi, T. Fukushima, H. Tomita, E. Sugano, M. Sato, H. Kurino, T. Tanaka, M. Tamai and M. Koyanagi, <i>Tohoku Univ., Japan</i>	<b>13:30 D-9-1 (Invited)</b> Development of a Printed Dielectric Layer for Organic Transistors T. Kamata, S. Uemura, M. Yoshida, K. Suemori, S. Hoshino, N. Takada and T. Kozasa, <i>AIST, Japan</i>	<b>13:35 F-9-2</b> Improved Performance of Schottky Barrier Source/Drain Transistors with High-K Gate Dielectrics by Adopting Recessed Channel and/or Buried Source/Drain Structures M. Ono, M. Koyama and A. Nishiyama, <i>Toshiba Corp., Japan</i>		<b>13:35 H-9-2</b> Influence of High Dielectric Constant in Gate Insulator on Remote Coulomb Scattering due to Gate Impurities in Si MOS Inversion Layer Y. Nakabayashi <sup>1</sup> , T. Ishihara <sup>1</sup> , T. Shimizu <sup>2</sup> and J. Koga <sup>1</sup> , <sup>1</sup> <i>Toshiba Corp. and</i> <sup>2</sup> <i>Semiconductor Co., Toshiba Corp., Japan</i>			

**Room 411/412 (A)**

**13:45 A-9-2**  
Possible Non-equilibrium Kondo Effect in a Nanocrystalline Silicon Point-Contact Transistor  
M. A. H. Khalafalla<sup>1</sup>, H. Mizuta<sup>1</sup>, S. Oda<sup>1</sup> and Z. A. K. Durrani<sup>2</sup>, <sup>1</sup>*Tokyo Tech and* <sup>2</sup>*Univ. of Cambridge, Japan*

**14:00 A-9-3**  
Low Temperature Characteristics of Ambipolar SiO<sub>2</sub>/Si/SiO<sub>2</sub> Hall-bar Devices  
K. Takashina<sup>1</sup>, B. Gaillard<sup>1</sup>, Y. Ono<sup>1</sup> and Y. Hirayama<sup>1,2</sup>, <sup>1</sup>*NTT Corp. and* <sup>2</sup>*SORST-JST, Japan*

**14:15 A-9-4**  
Detection of Magnetic Domain Wall in a Permalloy Wire by the Local Hall Effect  
Y. Sekine<sup>1</sup>, T. Akazaki<sup>1</sup> and J. Nitta<sup>2,3</sup>, <sup>1</sup>*NTT Corp.*, <sup>2</sup>*Tohoku Univ. and* <sup>3</sup>*CREST-JST, Japan*

**14:30 A-9-5**  
A Field-Effect Transistor with a Deposited Graphite Thin Film  
H. Inokawa<sup>1</sup>, M. Nagase<sup>2</sup>, S. Hirono<sup>3</sup>, T. Goto<sup>2</sup>, H. Yamaguchi<sup>2</sup> and K. Torimitsu<sup>2</sup>, <sup>1</sup>*Shizuoka Univ.*, <sup>2</sup>*NTT Corp. and* <sup>3</sup>*NTT Afty Engineering Corp., Japan*

**Room 413 (B)**

**14:00 B-9-4**  
Photodetective Characteristics of Metal-Oxide-Semiconductor Tunneling Structure with Aluminum Grid Gate  
H. Hashimoto, R. Yamada, K. Arima, J. Uchikoshi and M. Morita, *Osaka Univ., Japan*

**14:15 B-9-5**  
A Compact Single-Photon Avalanche Diode in a Deep-Submicron CMOS Technology  
H. Finkelstein, M. J. Hsu and S. Esener, *Univ. of California San Diego, USA*

**14:30 B-9-6**  
Threshold Behavior of Photoresponse of Plasma Waves by New Photomixer Devices  
Y. M. Mezziani<sup>1</sup>, M. Hanabe<sup>1</sup>, T. Otsuji<sup>1</sup> and E. Sano<sup>2</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*Hokkaido Univ., Japan*

**Room 414/415 (C)**

**13:45 C-9-3**  
Development of a CMOS Image Sensor for Real Time In Vivo Imaging of the Protease Activity Inside the Mouse Hippocampus  
D. C. Ng, T. Nakagawa, T. Tokuda, K. Kagawa, M. Nunoshita, H. Tamura, S. Shiosaka and J. Ohta, *Nara Inst. of Science and Technology, Japan*

**14:00 C-9-4**  
An Optical/Potential/Voltammetric Multifunctional CMOS Image Sensor for On-chip Biomolecular/Neural Sensing Applications  
T. Tokuda, I. Kadowaki, K. Kagawa, M. Nunoshita and J. Ohta, *Nara Inst. of Science and Technology, Japan*

**14:15 C-9-5**  
Large scale electrode array based on distributed microchip architecture for retinal prosthesis  
J. Ohta<sup>1</sup>, T. Tokuda<sup>1</sup>, S. Sugitani<sup>1</sup>, M. Taniyama<sup>1</sup>, M. Nunoshita<sup>1</sup>, A. Uehara<sup>2</sup>, Y. Terasawa<sup>2</sup> and Y. Tano<sup>3</sup>, <sup>1</sup>*Nara Inst. of Science and Technology*, <sup>2</sup>*NIDEK Co., Ltd. and* <sup>3</sup>*Osaka Univ., Japan*

**14:30 C-9-6**  
Development of Si Long Microprobe (SiLM) for Platform of Intelligent Neural Implant Microsystem  
R. Kobayashi, T. Watanabe, K. Komiya, T. Fukushima, K. Sakamoto, H. Kurino, T. Tanaka, N. Katayama, H. Mushiake and M. Koyanagi, *Tohoku Univ., Japan*

**Room 416/417 (D)**

**14:00 D-9-2**  
Low Hysteresis Organic Thin-Film Transistors and Inverters with Hybrid Gate Dielectric  
D. W. Park, C. A. Lee, K. D. Jung, B. G. Park, H. Shin and J. D. Lee, *Seoul National Univ., Korea*

**14:15 D-9-3**  
Performance enhancement of Organic TFT by low-energy Ar ion beam treatment onto gate dielectric surface  
S. Kang<sup>1</sup>, J. Park<sup>1</sup>, S. Jung<sup>1</sup>, H. J. Lee<sup>2</sup> and M. Yi<sup>1</sup>, <sup>1</sup>*Pusan National Univ. and* <sup>2</sup>*SungKyunKwan Univ., Korea*

**14:30 D-9-4**  
Stable Polymer Dielectric Film for P3HT TFT by Modified Poly-(Vinyl Phenol) with Polar Functional Group  
P. Y. Lo<sup>1,2</sup>, Z. Pei<sup>1</sup>, F. Y. Yang<sup>1</sup>, Y. R. Peng<sup>1</sup>, Y. C. Lin<sup>1</sup> and Y. J. Chan<sup>2</sup>, <sup>1</sup>*Industrial Technology Research Inst. and* <sup>2</sup>*National Central Univ., Taiwan*

**Room 418 (E)**

**13:45 E-9-2**  
High-temperature and UV-assisted C-V characterization of GaN MIS structures  
H. Kato, M. Miczek and T. Hashizume, *Hokkaido Univ., Japan*

**14:00 E-9-3**  
Device Isolation by Plasma Treatment for Planar Integration of E/D-mode AlGaIn/GaN HEMTs  
R. Wang, Y. Cai, W. C. W. Tang, K. M. Lau and K. J. Chen, *Hong Kong Univ. of Science and Technology, Hong Kong*

**14:30 E-9-5**  
ICP Reactive Ion Etching with SiCl<sub>4</sub> Gas for Recessed Gate AlGaIn/GaN HFET  
K. Matsuura<sup>1</sup>, D. Kikuta<sup>1</sup>, J. P. Ao<sup>1</sup>, H. Ogiya<sup>2</sup>, M. Hiramoto<sup>2</sup>, H. Kawai<sup>3</sup> and Y. Ohno<sup>1</sup>, <sup>1</sup>*Univ. of Tokushima*, <sup>2</sup>*SAMCO Inc. and* <sup>3</sup>*POWDEC K. Co., Japan*

**Room 419 (F)**

**13:55 F-9-3**  
Examination of Performance Improvement in Dopant Segregated Schottky MOSFETs; Short Channel Effects, Carrier Velocity and Parasitic Resistance  
Y. Nishi, A. Kinoshita and J. Koga, *Toshiba Corp., Japan*

**14:15 F-9-4**  
Study on Carrier Transport Limited by Coulomb Scattering due to Charged Centers in HfSiON MISFETs  
T. Ishihara, R. Iijima, M. Takayanagi, H. Tanimoto and M. Koyama, *Toshiba Corp., Japan*

**Room 501 (G)**

**13:45 G-9-2**  
Diffusion Barrier Property of an Interface Layer Formed with Cu-Mn, Al and Mg Alloy Films on SiO<sub>2</sub>  
J. Iijima<sup>1,2</sup>, M. Haneda<sup>1</sup> and J. Koike<sup>1</sup>, <sup>1</sup>*Tohoku Univ. and* <sup>2</sup>*JST, Japan*

**14:05 G-9-3**  
Self-Formation of Ti-rich Interfacial Layers in Cu(Ti) Alloy Films  
S. Tsukimoto, K. Ito and M. Murakami, *Kyoto Univ., Japan*

**14:25 G-9-4 (Invited)**  
New Method of Probing Barrier Integrity and Low-k Stability  
C. U. Kim<sup>1</sup>, D. M. Meng<sup>1</sup>, N. Michael<sup>1</sup>, Y. J. Park<sup>2</sup> and L. Matz<sup>2</sup>, <sup>1</sup>*Univ. of Texas at Arlington and* <sup>2</sup>*Texas Instruments, USA*

**Room 502 (H)**

**13:55 H-9-3**  
Experimental Evidence for Invalidity of Matthiessen's Rule for MOS Inversion Layer Mobility Analysis through Hall Factor Measurement  
K. Kita, H. Irie and A. Toriumi, *Univ. of Tokyo, Japan*

**14:15 H-9-4**  
Analytical Model for Phonon-Limited Mobility in n-MOS Inversion Layers on Arbitrarily Oriented and Strained Si Surfaces  
M. Szczap<sup>1,2</sup>, N. Cavassilas<sup>1</sup>, F. Boeuf<sup>2</sup>, F. Payet<sup>2</sup> and T. Skotnicki<sup>2</sup>, <sup>1</sup>*L2MP and* <sup>2</sup>*STMicroelectronics, France*

**14:35 H-9-5**  
Energy relaxation of two-dimensional electrons in Si-MOSFETs : determination of deformation potential constant of conduction band of Si  
K. H. Park, K. Hirakawa and S. Takagi, *Univ. of Tokyo, Japan*

**Room 511/512 (I)****Small Auditorium (J)**

**13:45 J-9-2**  
Impact of Captured-Carrier Distribution on Recovery Characteristics of Positive- and Negative-Bias Temperature Instability in HfSiON/SiO<sub>2</sub> Gate Stack  
I. Hirano, T. Yamaguchi, Y. Mitani, K. Sekine, M. Takayanagi, K. Eguchi and H. Satake, *Toshiba Corp., Japan*

**14:05 J-9-3**  
Reliability of thick oxides integrated with HfSiOx gate dielectric  
B. H. Lee<sup>1,2</sup>, C. Y. Kang<sup>1</sup>, T. H. Lee<sup>3</sup>, J. Barnett<sup>1</sup>, R. Choi<sup>1</sup>, S. C. Song<sup>1</sup> and R. Jammy<sup>2</sup>, <sup>1</sup>*SEMATECH*, <sup>2</sup>*IBM Assignee and* <sup>3</sup>*Univ. of Texas at Austin, USA*

**14:25 J-9-4**  
Impact of Initial Traps on TDDB and NBTI Reliabilities in High-k Gate Dielectrics  
K. Okada<sup>1</sup>, H. Ota<sup>2</sup>, T. Horikawa<sup>2</sup>, M. Kadoshima<sup>1</sup>, A. Ogawa<sup>1</sup>, T. Nabatame<sup>1</sup> and A. Toriumi<sup>2,3</sup>, <sup>1</sup>*MIRAI-ASET*, <sup>2</sup>*MIRAI-ASRC-AIST and* <sup>3</sup>*Univ. of Tokyo, Japan*

<b>Room 411/412 (A)</b>	<b>Room 413 (B)</b>	<b>Room 414/415 (C)</b>	<b>Room 416/417 (D)</b>	<b>Room 418 (E)</b>
<b>14:45 B-9-7</b> Optical Responses of Josephson Vortex flow Transistor under irradiation of femtosecond laser pulses I. Kawayama <sup>1,2</sup> , Y. Doda <sup>1,2</sup> , H. Murakami <sup>1</sup> and M. Tonouchi <sup>1,2</sup> , <sup>1</sup> Osaka Univ. and <sup>2</sup> CREST-JST, Japan	<b>14:45 C-9-7</b> Liquid Sensing by Nano-gap Device with Treated Surface T. Hirokane, H. Hashimoto, D. Kanzaki, T. Takegawa, S. Morita, S. Urabe, K. Arima, J. Uchikoshi and M. Morita, <i>Osaka Univ., Japan</i>	<b>14:45 D-9-5</b> Fabrication of Low-Voltage Pentacene Thin Film Transistors with Al <sub>2</sub> O <sub>3</sub> gate dielectric grown by oxygen plasma process K. D. Kim and C. K. Song, <i>Dong-A Univ., Korea</i>	<b>14:45 E-9-6</b> SiO <sub>2</sub> Passivation Effects on the Leakage Current in Dual-Gate AlGaIn/GaN High Electron Mobility Transistors M. W. Ha, J. Lim, Y. H. Choi, J. C. Her, K. S. Seo and M. K. Han, <i>Seoul National Univ., Korea</i>	

<b>Room 419 (F)</b>	<b>Room 501 (G)</b>	<b>Room 502 (H)</b>	<b>Room 511/512 (I)</b>	<b>Small Auditorium (J)</b>
	<b>14:55 G-9-5</b> An Excellent Cu Diffusion Barrier for Next Generation Multi-level Cu-interconnect C. J. Lee, C. F. Huang and B. Y. Tsui, <i>National Chiao Tung Univ., Taiwan</i>			<b>14:45 J-9-5</b> Leakage mechanism of ultrathin SiON gate dielectric H. Watanabe, D. Matsushita, K. Muraoka and K. Kato, <i>Toshiba Corp., Japan</i>

**Break**

<b>Area 11: Micro/Nano Electromechanical and Bio-Systems (Devices)</b>	<b>Area 10: Organic Materials Science, Device Physics, and Applications</b>	<b>Area 6: Compound Semiconductor Circuits, Electron Devices and Device Physics</b>
C-10: MEMS and NEMS : Application (15:15-16:30) Chairs: Y. Yoshino (Murata Mfg.) T. Ono (Tohoku Univ.)	D-10: Organic Transistor III (15:15-16:15) Chairs: K. Kudo (Chiba Univ.) T. Someya (Univ. of Tokyo)	E-10: High-Voltage GaN Devices (15:15-17:00) Chairs: A. Nakagawa (New Japan Radio) T. Tanaka (Matsushita Electric)
<b>15:15 C-10-1 (Invited)</b> Physical Sensors in MEMS Technology K. Maenaka, <i>Univ. of Hyogo, Japan</i>	<b>15:15 D-10-1</b> Threshold Voltage Control in Pentacene TFTs by Perfluoropentacene Stack T. Yokoyama, T. Nishimura, K. Kita, K. Kyuno and A. Toriumi, <i>Univ. of Tokyo, Japan</i>	<b>15:15 E-10-1 (Invited)</b> Recent Advances in GaN Power Devices T. Kachi, <i>Toyota Central R&amp;D Labs., Japan</i>

**Break**

<b>Area 3: CMOS Devices/Device Physics</b>	<b>Area 1: Advanced Gate Stack/Si Processing Science</b>
H-10: Advanced Device Technology (15:15-16:55) Chairs: K. Shibahara (Hiroshima Univ.) A. Hokazono (Toshiba)	J-10: Metal Gate Electrode (15:15-16:35) Chairs: T. Nabatame (ASET) H. Fukutome (Fujitsu Labs.)
<b>15:15 G-9-6</b> Plasma-enhanced polymerization thin films as a drift barrier for Cu interconnects T. Yoshino <sup>1</sup> , J. Kawahara <sup>2</sup> , N. Hata <sup>1</sup> , Y. Shishida <sup>2</sup> and T. Kikkawa <sup>1,3</sup> , <sup>1</sup> MIRAI-ASRC, AIST, <sup>2</sup> MIRAI-ASET and <sup>3</sup> Hiroshima Univ., <i>Japan</i>	<b>15:15 H-10-1</b> Novel Elevated Source/Drain Technology for FinFET Overcoming Agglomeration and Facet Problems Utilizing Solid Phase Epitaxy K. Miyano, A. Kaneko, I. Mizushima, A. Yagishita, K. Suguro, Y. Saito, K. Eguchi and Y. Tsunashima, <i>Toshiba Corp., Japan</i>
	<b>15:15 J-10-1</b> Work Function Modulation by Segregation of Indium through Tungsten Gate For Dual-Metal Gate CMOS Applications K. Nakajima, M. Koyama, T. Aoyama, A. Nishiyama, K. Eguchi and K. Suguro, <i>Toshiba Corp., Japan</i>

**Room 411/412 (A)****Room 413 (B)****Room 414/415 (C)****Room 416/417 (D)****Room 418 (E)****Room 419 (F)****Room 501 (G)****Room 502 (H)****Room 511/512 (I)****Small Auditorium (J)**

**15:30 D-10-2**  
Organic Field-Effect Transistor Integrated Circuits using Self-Alignment Process Technology  
H. Okada, T. Nagai, T. Kimura, S. Naka and H. Onnagawa, *Univ. of Toyama, Japan*

**15:45 C-10-2**  
Piezoelectric Optical Micro Scanner with Built-in Torsion Sensor  
T. Kobayashi and R. Maeda, *National Inst. of Advanced Industrial Science and Technology, Japan*

**16:00 C-10-3**  
High-Q Piezoelectrically Actuated RF MEMS Tunable Capacitor  
M. Nishigaki<sup>1</sup>, T. Nagano<sup>1</sup>, T. Miyazaki<sup>1</sup>, T. Kawakubo<sup>2</sup> and K. Itaya<sup>1</sup>, *<sup>1</sup>Toshiba Corp. and <sup>2</sup>Toshiba Research Consulting Corp., Japan*

**15:45 D-10-3**  
Alignment-Free Printable Organic Thin-Film Transistors on the Flexible Substrate  
T. Arai<sup>1</sup>, N. Sato<sup>2</sup>, K. Yamaguchi<sup>2</sup>, M. Kawasaki<sup>1</sup>, M. Fujimori<sup>1</sup>, T. Shiba<sup>1</sup>, M. Ando<sup>1</sup> and K. Torii<sup>1</sup>, *<sup>1</sup>Hitachi, Ltd. and <sup>2</sup>Kanagawa Univ., Japan*

**16:00 D-10-4**  
Hall effect of polycrystalline pentacene field-effect transistors on plastic films  
Y. Takamatsu, T. Sekitani, S. Nakano, T. Sakurai and T. Someya, *Univ. of Tokyo, Japan*

**15:45 E-10-2**  
Improvement of Breakdown Voltages in GaN Schottky Barrier Diodes by Pseudo-Superjunction Structures  
K. Nakazawa, H. Ueno, H. Matsuo, M. Yanagihara, Y. Uemoto, T. Ueda and T. Tanaka, *Matsushita Electric, Japan*

**16:00 E-10-3**  
High Critical Electric Field Exceeding 8 MV/cm Measured Using AlGaIn p-i-n Vertical Conducting Diode on n-SiC Substrate  
A. Nishikawa, K. Kumakura and T. Makimoto, *NTT Corp., Japan*

**15:35 H-10-2**  
Threshold Voltage Instability of 45-nm-node Poly-Si- or FUSI-Gated SRAM Transistors Caused by Dopant Lateral Diffusion in Poly-Si  
K. Hosaka, T. Aoyama, K. Suzuki, *Fujitsu Labs., Japan*

**15:55 H-10-3**  
Novel threshold voltage fine control method for FETs within a wafer using LDSi (Locally Differentiated Scanning ion implant)  
K. B. Rouh, M. Y. Lee, S. W. Jin, Y. S. Sohn, Y. S. Joung, Y. J. Ki, I. K. Han, Y. W. Song and S. W. Park, *Hynix Semiconductor Inc., Korea*

**15:35 J-10-2**  
Diffusion control technique in TiN stacked metal gate electrodes for p-MISFETs  
S. Sakashita, T. Kawahara, M. Inoue, K. Mori, S. Yamanari, M. Higashi, Y. Nishida, K. Honda, N. Murata, J. Tsuchimoto, J. Yugami, K. Fujiwara and M. Yoneda, *Renesas Technology Corp., Japan*

**15:55 J-10-3**  
Work Function Instability at pMOS Metal/HfSiON Interfaces  
Y. Tsuchiya and M. Koyama, *Toshiba Corp., Japan*

**Room 411/412 (A)****Room 413 (B)****Room 414/415 (C)**

**16:15 C-10-4**  
Solenoid RF  
Transformer and Balun  
J. M. Yook, J. H. Ko  
and Y. S. Kwon,  
*KAIST, Korea*

**Room 416/417 (D)****Room 418 (E)**

**16:15 E-10-4**  
High Breakdown  
Voltage AlGa<sub>N</sub>/Ga<sub>N</sub>  
MIS-HEMT with  
TiO<sub>2</sub>/Si<sub>3</sub>N<sub>4</sub> Gate  
Insulator  
S. Yagi<sup>1</sup>, M. Shimizu<sup>1</sup>,  
M. Inada<sup>1</sup>,  
H. Okumura<sup>1</sup>,  
H. Ohashi<sup>1</sup>, Y. Yano<sup>2</sup>  
and N. Akutsu<sup>2</sup>,  
<sup>1</sup>*National Inst. of  
Advanced Industrial  
Science and  
Technology and*  
<sup>2</sup>*Taiyo Nippon Sanso  
Corp., Japan*

**16:30 E-10-5**  
Pnp AlGa<sub>N</sub>/InGa<sub>N</sub>/  
Ga<sub>N</sub> Double  
Heterojunction Bipolar  
Transistors with Low-  
Base-Resistance  
( $<100\Omega/\text{sq}$ )  
K. Kumakura and  
T. Makimoto, *NTT  
Corp., Japan*

**16:45 E-10-6**  
A New Field Plate  
Structure for  
Suppression of  
Leakage Current of  
AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs  
Y. H. Choi, M. W. Ha,  
J. Lim and M. K. Han,  
*Seoul National Univ.,  
Korea*

**Room 419 (F)****Room 501 (G)****Room 502 (H)**

**16:15 H-10-4**  
Novel Gate-All-  
Around MOSFETs  
with Self-Aligned  
Structure  
J. Y. Song,  
W. Y. Choi, J. P. Kim,  
S. W. Kim, J. D. Lee  
and B. G. Park, *Seoul  
National Univ., Korea*

**16:35 H-10-5**  
Improvement of Bulk  
CMOS Electrostatic  
Integrity using  
Germanium and  
Carbon co-implantation  
B. Dumont<sup>1,2</sup>,  
A. Pouydebasque<sup>3</sup>,  
F. Milesi<sup>4,5</sup>, S. Kader<sup>2</sup>,  
F. Boeuf<sup>1</sup> and  
T. Skotnicki<sup>1</sup>,  
<sup>1</sup>*STMicroelectronics,*  
<sup>2</sup>*LPM - INSA Lyon,*  
<sup>3</sup>*Philips*  
*Semiconductors,* <sup>4</sup>*Ion  
Beam Services and*  
<sup>5</sup>*CEA-LETI, France*

**Room 511/512 (I)****Small Auditorium (J)**

**16:15 J-10-4**  
Thermal stability of  
metal electrodes and its  
impact on gate  
dielectric  
characteristics  
H. Park<sup>1,4</sup>, H. C. Wen<sup>2</sup>,  
M. Chang<sup>1</sup>, M. Jo<sup>1</sup>,  
R. Choi<sup>2</sup>, B. H. Lee<sup>2,3</sup>,  
S. C. Song<sup>2</sup>,  
C. Y. Kang<sup>2,4</sup>, T. Lee<sup>4</sup>,  
G. Brown<sup>2</sup>, J. C. Lee<sup>4</sup>  
and H. Hwang<sup>1</sup>,  
<sup>1</sup>*Gwangju Inst. of  
Science and  
Technology,*  
<sup>2</sup>*SEMATECH,* <sup>3</sup>*IBM  
Assignee and* <sup>4</sup>*The  
Univ. of Texas at  
Austin, Korea*

## ORGANIZING COMMITTEE

**Chair:** H. Sakaki (Univ. of Tokyo)

**Vice-Chair:** N. Yokoyama (Fujitsu Labs.)

### Members:

Y. Aoyagi (Tokyo Tech)  
T. Asano (Kyushu Univ.)  
H. Hasegawa (Hokkaido Univ.)  
T. Hattori (Sony)  
S. Hiraki (Toshiba)  
M. Hirose (AIST)  
Y. Horiike (NIMS)  
S. Hosaka (Tokyo Electron)  
A. Ibaraki (Sanyo Electric)  
T. Ikoma (JST)  
Y. Inoue (Renesas)  
H. Ishiware (Tokyo Tech)  
T. Kamiya (National Inst. for Academic Degrees and Univ. Evaluation)  
T. Kanayama (AIST)  
M. Kanazawa (ASET)  
A. Kita (Oki Electric)  
M. Nakamura (Hitachi)

K. Natori (Univ. of Tsukuba)  
M. Ogura (Matsushita Electric)  
T. Ohmi (Tohoku Univ.)  
F. Sato (NHK)  
Y. Shiraki (Musashi Inst. of Tech.)  
J. Sone (NEC)  
T. Suga (Univ. of Tokyo)  
K. Tada (Kanazawa Inst. of Tech.)  
A. Takahashi (Sharp)  
H. Takasu (ROHM)  
E. Takeda (Hitachi ULSI Systems)  
K. Taniguchi (Osaka Univ.)  
K. Tsubouchi (Tohoku Univ.)  
J. Ueda (Semiconductor Industry Res. Inst. Japan)  
H. Watanabe (Selete)  
Y. Yasuda (Kochi Univ. of Tech.)  
J. Yumoto (NTT)

## INTERNATIONAL ADVISORY COMMITTEE

G. Declerck (IMEC)  
L. Esaki (The Science and Technology Promotion Foundation of Ibaraki)  
J. S. Harris (Stanford Univ.)  
K. v. Klitzing (Max Planck Inst.)  
Z. J. Li (Tsinghua Univ.)

S. Namba (Nagasaki Inst. of Applied Science)  
Y. Nishi (Stanford Univ.)  
K. H. Ploog (Paul-Drude-Inst.)  
T. Sugano (Toyo Univ.)  
K. Takahashi (Tokyo Tech)  
S. Tanaka (SRL)

## STEERING COMMITTEE

**Chair:** T. Hiramoto (Univ. of Tokyo)

**Vice-Chair:** Y. Awano (Fujitsu Labs.)

**Secretary:** T. Takahashi (Univ. of Tokyo)

**Members:** T. Arakawa (Yokohama National Univ.)

K. Endo (AIST)  
M. Fujishima (Univ. of Tokyo)  
T. Hashizume (Hokkaido Univ.)  
S. Iwamoto (Univ. of Tokyo)

H. Mizuta (Tokyo Tech)  
T. Sakamoto (NEC)  
M. Takamiya (Univ. of Tokyo)  
T. Yamaguchi (Toshiba)

## PROGRAM COMMITTEE

**Chair:** Y. Hirayama (Tohoku Univ.)

**Vice-Chair:** C. Y. Chang (NCTU)

S. Zaima (Nagoya Univ.)

**Secretary:** T. Makimoto (NTT)

K. Matsumoto (Osaka Univ.)

### Subcommittee Members:

#### [1] Advanced Gate Stack / Si Processing Science

**Chair:** Y. Nara (Selete)

**Members:** O. Faynot (LETT)

H. Hwang (Gwangju Inst. of Sci. & Tech.)

B. Mizuno (UJT Lab.)

A. Sakai (Nagoya Univ.)

Y. Tsunashima (Toshiba)

H. Fukutome (Fujitsu Labs.)

S. Miyazaki (Hiroshima Univ.)

T. Nabatame (ASET)

K. Shiraiishi (Univ. of Tsukuba)

J. Yugami (Renesas)

#### [2] Characterization and Materials Engineering for Device Integration

**Chair:** S. Ogawa (Selete/Matsushita)

**Members:** S. Brongersma (IMEC)

S. C. Chen (TSMC)

Y. Hayashi (NEC)

J. Koike (Tohoku Univ.)

F. Mizuno (Meisei Univ.)

Y. J. Park (TI)

K. Ueno (Shibaura Inst. of Tech.)

K. H. Char (Seoul National Univ.)

N. Hata (AIST)

M. Kodera (Toshiba)

M. Matsuura (Renesas)

M. Nihei (Selete/Fujitsu)

T. Tatsumi (Sony)

T. Yoda (Toshiba)

#### [3] CMOS Devices / Device Physics

**Chair:** K. Shibahara (Hiroshima Univ.)

**Members:** F. Boeuf (STMICROELECTRONICS)

A. Hokazono (Toshiba)

K. Kurimoto (Matsushita Electric)

Y. Momiyama (Fujitsu Labs.)

K. Takeuchi (NEC)

D. Hisamoto (Hitachi)

Y. Kamakura (Osaka Univ.)

H. C. Lin (National Chiao Tung Univ.)

H. Oda (Renesas)

J. C. S. Woo (UCLA)

#### [4] Advanced Memory Technology

**Chair:** A. Nitayama (Toshiba)

**Members:** I. Asano (Elpida)

C. Hsu (eMemory Tech.)

H. S. Jeong (Samsung Electronics)

Y. Shimamoto (Hitachi)

T. Eshita (Fujitsu)

N. Ishiwata (NEC)

Y. Ohji (Renesas)

Y. Yamauchi (Sharp)

#### [5] Advanced Circuits and Systems

**Chair:** H. Kobayashi (Gunma Univ.)

**Members:** R. Fujimoto (Toshiba)

M. Horiguchi (Renesas)

T. Komuro (Agilent Technologies International Japan)

K. Masu (Tokyo Tech)

T. Hamasaki (Texas Instruments Japan)

W. H. Ki (Hong Kong Univ. of Sci. & Tech.)

H. Yamauchi (Sanyo Electric)

#### [6] Compound Semiconductor Circuits, Electron Devices and Device Physics

**Chair:** M. Kuzuhara (Univ. of Fukui)

**Members:** Y. J. Chan (National Central Univ.)

R. Hattori (Mitsubishi Electric)

K. Maezawa (Nagoya Univ.)

Y. Ohno (Univ. of Tokushima)

T. Tanaka (Matsushita Electric)

T. Hashizume (Hokkaido Univ.)

S. Kuroda (Eudina Devices)

A. Nakagawa (New Japan Radio)

S. Tanaka (NEC)

S. Yamahata (NTT)

**[7] Photonic Devices and Device Physics**

**Chair:** M. Sugawara (Fujitsu Labs.)  
**Members:** M. Ezaki (Toshiba)  
 Y. Lee (Hitachi)  
 S. Nishikawa (Mitsubishi Electric)  
 M. Tokushima (NEC)

K. Komori (AIST)  
 L. Lester (Univ. of New Mexico)  
 S. Noda (Kyoto Univ.)  
 O. Wada (Kobe Univ.)

**[8] Advanced Material Synthesis and Crystal Growth Technology**

**Chair:** H. Yamaguchi (NTT)  
**Members:** H. Asahi (Osaka Univ.)  
 T. Iwai (Fujitsu Labs.)  
 K. Nishi (NEC)  
 S. Shimomura (Ehime Univ.)  
 K. Yamaguchi (Univ. of Electro-Communications)

T. Fukui (Hokkaido Univ.)  
 N. Kobayashi (Univ. of Electro-Communications)  
 R. Nötzel (Eindhoven Univ. of Tech.)  
 E. S. Tok (National Univ. of Singapore)

**[9] Physics and Applications of Novel Functional Materials and Devices**

**Chair:** Y. Takahashi (Hokkaido Univ.)  
**Members:** T. Fujisawa (NTT)  
 H. Mizuta (Tokyo Tech)  
 Y. Nakamura (NEC)  
 B. G. Park (Seoul National Univ.)  
 M. Tabe (Shizuoka Univ.)

K. Ishibashi (RIKEN)  
 J. Motohisa (Hokkaido Univ.)  
 Y. Ohno (Tohoku Univ.)  
 Y. Suda (Tokyo Univ. of Agri. & Tech.)  
 T. Usuki (Univ. of Tokyo)

**[10] Organic Materials Science, Device Physics, and Applications**

**Chair:** K. Kudo (Chiba Univ.)  
**Members:** M. Iwamoto (Tokyo Tech)  
 Y. S. Kwon (Dong-A Univ.)  
 Y. Ohmori (Osaka Univ.)  
 T. Someya (Univ. of Tokyo)

K. Kato (Niigata Univ.)  
 T. Minakata (Asahi-KASEI)  
 T. Sano (Sanyo Electric)  
 H. Usui (Tokyo Univ. of Agri. & Tech.)

**[11] Micro / Nano Electromechanical and Bio-Systems**

**Chair:** H. Tabata (Osaka Univ.)  
**Members:** S. A. Contera (Univ. of Oxford)  
 H. Oana (Univ. of Tokyo)  
 K. Sawada (Toyohashi Univ. of Tech.)  
 Y. Takamura (JAIST)

T. Nishimoto (Shimadzu)  
 T. Ono (Tohoku Univ.)  
 H. Sugihara (Matsushita Electric)  
 Y. Yoshino (Murata Mfg.)

**Persons in charge of online paper submission and registration:**

M. Fujishima (Univ. of Tokyo) T. Sakamoto (NEC)

**SECRETARIAT**





c/o Inter Group Corp.  
 Toranomom Takagi Bldg.,  
 1-7-2, Nishishimbashi, Minato-ku,  
 Tokyo 105-0003, Japan  
 Phone: +81-3-3597-1108  
 Fax: +81-3-3597-1097  
 E-mail: ssdm@intergroup.co.jp

SSDM 2006 is subsidized by the following organization:

\* The Ministry of Education, Culture, Sports, Science and Technology

SSDM 2006 Floor Map, Pacifico Yokohama


SSDM 2006 Floor Map, Pacifico Yokohama





SSDM 2006 Floor Map, Intercontinental Hotel

Banquet Room

3F



Access to Pacifico Yokohama



# ACCESS TO PACIFICO YOKOHAMA

