

# SSDM 2003 Condensed Program

Tuesday, September 16							
EMINENCE HALL							
9:30 - 12:30 PL: Opening Session							
Room A	Room B	Room C	Room D	Room E	Room F	Room G	
14:00-15:50 A-1: Advanced Silicon Devices and Device Physics -Gate Stack Technologies- (5 papers)	14:00-16:00 B-1: Non-Volatile Memory Technologies -Non-Volatile Memory I- (5 papers)	14:00-15:50 C-1: Silicon Process / Materials Technologies -High-k Gate Dielectric I- (5 papers)	14:00-16:00 D-1: New Characterization -Oxide Reliability Characterization- (6 papers)	Materials and Surface	14:00-16:00 E-1: Quantum Nanostructure Materials and Physics -Fabrication and Micromechanics- (7 papers)	14:00-16:00 F-1: Compound Semiconductor Materials and Devices -III-V and Nitride Electron Devices- (7 papers)	14:00-15:50 G-1: Advanced Silicon Circuits and Systems -Advanced CMOS Circuits and Systems- (5 papers)
16:15-18:15 A-2: Advanced Silicon Devices and Device Physics -Advanced CMOS Technology I- (6 papers)	16:15-17:35 B-2: Non-Volatile Memory Technologies -Non-Volatile Memory II- (4 papers)	16:15-17:55 C-2: Silicon Process / Materials Technologies -High-k Gate Dielectric II- (5 papers)	16:15-18:15 D-2: New Characterization -Low k and Characterization- (6 papers)	Materials and Silicide	16:15-18:00 E-2: Quantum Nanostructure Devices and Physics -Nanostructured Optical Devices- (6 papers)	16:15-18:00 F-2: Compound Semiconductor Materials and Devices -Nitride Electron Devices- (6 papers)	16:15-17:45 G-2: Advanced Silicon Circuits and Systems -Collaboration of Circuits and Devices- (4 papers)
18:30-20:30 Banquet, Eminence Hall							
Wednesday, September 17							
Room A	Room B	Room C	Room D	Room E	Room F	Room G	
9:00-10:30 A-3: Advanced Silicon Devices and Device Physics -High-k Technology I- (4 papers)	9:00-10:20 B-3: Non-Volatile Memory Technologies -Non-Volatile Memory III- (3 papers)	9:00-10:30 C-3: Silicon Process / Materials Technologies -Memory Technology- (4 papers)	9:00-10:30 D-3: Silicon-Technologies -SOI Novel (4 papers)	on-Insulator Devices-	9:00-10:15 E-3: Quantum Nanostructure Devices and Physics -Characterization and Nanoprobing- (5 papers)	9:00-10:15 F-3: Compound Semiconductor Materials and Devices -Novel Compound Semiconductors Devices- (3 papers)	9:00-10:30 G-3: Advanced Silicon Circuits and Systems -Circuit Technologies for Emerging Technologies- (4 papers)
10:45-12:00 A-4: Optoelectronic Devices and Photonic Crystal Devices -VCSELs and Visible Lasers- (4 papers)	10:45-12:05 B-4: Non-Volatile Memory Technologies -Non-Volatile Memory IV- (4 papers)	10:45-12:05 C-4: Silicon Process / Materials Technologies -DRAM- (4 papers)	10:45-12:05 D-4: Silicon-Technologies -SOI Device (4 papers)	on-Insulator Physics-	10:45-12:15 E-4: Quantum Nanostructure Devices and Physics -Spin-related Phenomena- (5 papers)	10:45-12:15 F-4: Compound Semiconductor Materials and Devices -Optical Devices- (5 papers)	10:45-11:45 G-4: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies I- (3 papers)
13:00-15:00 Poster Session (OHGI)							
15:15-16:45 A-5: Optoelectronic Devices and Photonic Crystal Devices -Optoelectronic Integrated Devices- (5 papers)	15:15-16:30 B-5: Organic Semiconductor Devices and Materials -Preparation and Characterization- (5 papers)	15:15-16:45 C-5: Silicon Process / Materials Technologies -Interconnect- (4 papers)	15:15-16:45 D-5: Silicon-Technologies -Fin FET (4 papers)	on-Insulator Technologies-	15:15-16:30 E-5: Quantum Nanostructure Devices and Physics -Single Electron Transport- (4 papers)	15:15-16:45 F-5: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications -Micro-Nano Electro Mechanical Devices for Bio-and Chemical Applications I- (5 papers)	15:15-16:45 G-5: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies II- (4 papers)
17:00-18:15 A-6: Optoelectronic Devices and Photonic Crystal Devices -Lasers for Optical Communication- (4 papers)	17:00-17:40 B-6: Non-Volatile Memory Technologies -Non-Volatile Memory V- (2 papers)	17:00-18:20 C-6: Silicon Process / Materials Technologies -Interconnect- (4 papers)	17:00-18:30 D-6: New Characterization -Si/SiGe Materials- (4 papers)	Materials and Devices and	17:00-18:30 E-6: Novel Devices, Physics, and Fabrication -Nanoprocess and Nanodevices- (5 papers)	17:00-18:00 F-6: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications -Micro-Nano Electro Mechanical Devices for Bio-and Chemical Applications II- (3 papers)	17:00-18:15 G-6: System-Level Integration and Packaging Technologies -System-Level Integration and Packaging Technologies III- (4 papers)
18:45-20:45 Rump Session Room A "Can channel material/structure engineering become a guiding principle for future CMOS device technology?" Room B "What paradigm can nanoelectronic devices bring about?"							
Thursday, September 18							
Room A	Room B	Room C	Room D	Room E	Room F	Room G	
9:00-10:30 A-7: Advanced Silicon Devices and Device Physics -High-k Technology II- (4 papers)	9:00-10:20 B-7: Silicon Process / Materials Technologies -Metal Gate, Gate Oxide- (4 papers)	9:15-10:30 C-7: Organic Semiconductor Devices and Materials -Organic Thin Film Transistor- (4 papers)	9:20-10:30 D-7: New Characterization -Carbon Devices and (3 papers)	Materials and Nanotube Materials-	9:30-10:30 E-7: Novel Devices, Physics, and Fabrication -Novel Materials and Devices- (4 papers)	9:00-10:30 F-7: Optoelectronic Devices and Photonic Crystal Devices -Photonic Crystal Devices I- (5 papers)	9:00-10:30 G-7: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications -III-V Devices & Circuits- (5 papers)
10:45-12:05 A-8: Advanced Silicon Devices and Device Physics -Advanced CMOS Technology II- (4 papers)	10:45-12:05 B-8: Silicon Process / Materials Technologies -Si Process- (4 papers)	10:45-12:00 C-8: Organic Semiconductor Devices and Materials -Organic Optics- (5 papers)	10:45-11:25 D-8: New Characterization -High-k (2 papers)	Materials and Dielectrics I-	10:45-12:00 E-8: Novel Devices, Physics, and Fabrication -Carbon Nanotubess- (4 papers)	10:45-11:45 F-8: Optoelectronic Devices and Photonic Crystal Devices II- (3 papers)	10:45-11:45 G-8: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications -SiGe Technologies- (3 papers)
13:30-14:50 A-9: Advanced Silicon Devices and Device Physics -Electron Mobility Characteristics- (4 papers)	13:30-14:40 B-9: Silicon-on-Insulator Technologies -SOI Low Power Applications- (3 papers)	13:30-14:45 C-9: Organic Semiconductor Devices and Materials -Molecular Devices and Materials- (4 papers)	13:30-14:30 D-9: New Characterization -High-k (3 papers)	Materials and Dielectrics II-	13:30-14:30 E-9: Novel Devices, Physics, and Fabrication -Si Nanowire and Dots- (3 papers)	13:30-14:45 F-9: Optoelectronic Devices and Photonic Crystal Devices -Ultrafast Photonic Devices- (4 papers)	13:30-14:45 G-9: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications -GaN Devices- (4 papers)
15:00-16:00 A-10: Advanced Silicon Devices and Device Physics -Poly-Si Device and Sensor- (3 papers)	15:00-16:30 B-10: Silicon-on-Insulator Technologies -SOI CMOS Technologies- (4 papers)	15:00-16:00 C-10: Organic Semiconductor Devices and Materials -Electroluminescent Devices and Materials- (4 papers)	15:00-16:20 D-10: New Characterization -High-k (4 papers)	Materials and Dielectrics III-	15:00-16:15 E-10: Novel Devices, Physics, and Fabrication -Quantum Computing Devices- (4 papers)	15:00-16:00 F-10: Optoelectronic Devices and Photonic Crystal Devices -New Photonic Materials- (4 papers)	15:00-16:00 G-10: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications -High Voltage Devices- (3 papers)

# SSDM 2003 Advance Program

## General Information

### DATE

Conference: **September 16-18, 2003**

Short Course: **September 19, 2003 (in Japanese)**

### LOCATION

#### Keio Plaza Inter-Continental Tokyo (Keio Plaza Hotel)

2-2-1 Nishi-Shinjuku, Shinjuku-Ku, Tokyo 160-8330

TEL +81-3-3344-0111 FAX +81-3-3345-8269

Keio Plaza Inter-Continental Tokyo is approximately 120 minutes by Airport Bus from New Tokyo International Airport (Narita), and only 5 minutes by walking from JR Shinjuku Station.

Web site: <http://www.keioplaza.com/index.html>

### REGISTRATION

The registration desk will be open from September 15th to 19th. The registration hours are as follows:

September 15	17:00-19:00	MITAKE, 42F
16	8:00-12:00	front of EMINENCE HALL, 5F
	13:00-17:00	front of TSUKUI, 42F
17	8:00-15:30	"
18	8:00-15:30	"
19	8:00-13:30	(Short Course) "

**Pre-registration is accepted only through the conference website before September 1, 2003.** After that date, registration can be made at the conference site. Early registration is recommended due to the expected large number of participants.

	Registration Fee		Short Courses in Japanese	Banquet
	On or before August 1	After August 1		
Regular	¥40,000	¥45,000	¥15,000	¥7,000
Student	¥5,000		¥3,000	¥4,000
Accompanying person(s)				¥4,000/person

- 1) The registration fee includes one copy of the abstract book, a CD-ROM and coffee breaks. However, it does not include the Banquet, and extra payment of 7,000 yen or 4,000 yen is required to attend the Banquet for regular participants and student participants, respectively.
- 2) Those who register as students are required to fax a copy of their current student ID to the secretariat at the time of registration, and to present their student ID at the registration desk in order to be eligible for the student registration fee. When sending the fax, please write down your registration ID, which will be given at the completion of online registration of individual information.
- 3) Registration is complete only with full payment.

Payment of the registration fee is to be made by one of the following methods. Please note that we do not accept personal checks.

### 1. Bank Transfer

A direct bank transfer can be made to the account below. A copy of the receipt for the bank remittance should be sent to the secretariat by fax. The registration ID must be written on the fax sheet. Please

note that the bank service charge must be borne by the applicant.

- Name of Bank: Bank of Tokyo-Mitsubishi, Akasaka Branch
- Account Name: SSDM2003
- Account No: 1528425 (ordinary deposit)

### 2. Credit Card

Amex, VISA, MasterCard, Diners Club and JCB are acceptable.

### Confirmation of Pre-Registration

The Secretariat will e-mail a confirmation to you after verifying payment in early September. Please print the confirmation slip out, bringing it with you to the conference and present it at the registration desk.

### REGISTRATION CANCELLATION

Conference:

Cancellation fee of ¥3,000 will be deducted from the refund. Cancellation should be made in writing to the SSDM 2003 Secretariat. No cancellation will be accepted after August 19, 2003. Extended Abstracts will be sent to absent registrants after the Conference.

Short Course:

Cancellation fee of ¥2,000 will be deducted from the refund. Cancellations should be made in writing to the SSDM 2003 Secretariat. No cancellation will be accepted after August 19. A text will be sent to the absent registrants after the Conference.

### BANQUET

Banquet will be held at "Eminence Hall" of the Keio Plaza Inter Continental Tokyo (5F) on September 16 from 18:30-20:30. Tickets (Regular ¥7,000 / Student ¥4,000) can be purchased at the registration desk.

### LATE NEWS PAPERS

*Late News Paper Deadline is July 25, 2003.*

Late news papers describing important new developments may be submitted. A 2-page paper must be sent in the camera-ready format as required for the regular papers. The accepted papers will be included in the extended abstracts.

The abstract must be submitted through the conference Web site: <http://www.intergroup.co.jp/ssdm>. Notice of acceptance will be e-mailed by the middle of August.

### EXTENDED ABSTRACTS AND PUBLICATION

Authors of papers accepted for SSDM 2003 are encouraged to submit the original and significant part of the papers to the Special Issue of the Japanese Journal of Applied Physics. The special issue will be published in April 2004. Please refer to the conference website for details.

### AGREEMENT NOT TO PRE-PUBLISH ABSTRACTS

Submission of an abstract for review and subsequent acceptance is considered by the committee as an agreement that the work will not be published by the author prior to the presentation at the conference. This policy will be enforced by the automatic withdrawal of the paper by the conference committee.

### AWARDS

"SSDM Awards" will be given to excellent papers presented in the previous conferences.

### SSDM Award

For the paper, which made an outstanding contribution to the field of solid state devices and materials, among the papers presented prior to 1997.

### SSDM Paper Award

For the best paper presented at the last conference.

### SSDM Young Researcher Award

For a few excellent papers by young researchers presented at the last conference.

### FINANCIAL SUPPORT

Limited financial support is available for presentations by full time students. Student presenters who are interested in support should contact the secretariat directly (e-mail: [ssdm@intergroup.co.jp](mailto:ssdm@intergroup.co.jp)) prior to the end of August after receiving their acceptance letter.

### VISA REQUIREMENT

All foreign participants must have valid passport. Participants from countries where a visa is required to enter Japan are recommended to apply at the nearest Japanese embassy in their countries as soon as possible.

### OFFICIAL TRAVEL AGENT

Kinki Nippon Tourist Co., Ltd. (KNT) has been appointed as the official travel agent for the conference and will handle accommodations.

**Kinki Nippon Tourist Co., Ltd.**  
**Event, Convention and Congress Department**  
**6F, Kyodo Bldg., 2-2 Kanda-Jinbocho, Chiyoda-ku, Tokyo 101-0051 Japan**  
**Phone:+81-3-3263-5581, Fax:+81-3-3263-5961**  
**E-mail:SSDM2003@knt-tokyo.gr.jp**

### HOTEL ACCOMMODATIONS

Hotel accommodations for the nights of September 15(in) - 19(out) are now available **through the conference website**. Early reservation is recommended due to the expected large number of participants.

#	Hotel Name	Single W/bath	Twin W/bath	Location	Grade
①	<i>Keio Plaza Inter-Continental Tokyo</i>	¥19,100	¥25,400	Shinjuku Station (walk 5 min)	Deluxe
②	<i>Hotel SunRouteTokyo</i>	¥11,860	¥16,170	Shinjuku Station (walk 3 min)	Superior
③	<i>Shinjuku Washington Hotel</i>	¥12,700	¥15,750	Shinjuku Station (walk 7 min)	Superior

All room rates include breakfast, service charge and consumption tax.

### APPLICATION AND PAYMENT OF DEPOSIT

1. Participants wishing to make reservations for accommodations should submit your reservation form by the "Online Reservation button" at the conference website. Then your application form is transmitted to KNT. Reservation will close at August 15, 2003. Reservation should be proceeded on first come first served basis. Applications for hotel reservations should be accompanied by a deposit of 10,000 yen. Please pay for the balance at the hotel.
2. Payments must be made by either one of the following:
  - a. Credit cards (Visa, MasterCard, American Express, JCB); Please fill in the Credit Card Authorization in the application form.
  - b. Bank transfer; Please remit the deposit plus a handling charge to the following account.

Name of bank: **Sumitomo Mitsui Banking Corp., Chuo Branch**  
Name of Account: **Kinki Nippon Tourist Co., Ltd.**  
Account Number: **1855682**

NOTE: Personal checks are not acceptable. We would appreciate your kindly sending us a photocopy of the bank's receipt for your remittance.

### CANCELLATION

In case of changes or cancellations, please inform KNT by FAX or E-mail. KNT accepts only written notification. The following cancellation fees apply according to the date of your notification.

5 to 2 days prior to the first night	¥1,000
1 day prior to the first night	50% of daily room charge
The first night or no notice given	100% of daily room charge

### INSURANCE

The organizer cannot accept responsibility for accidents that may occur during delegate's stay. Delegates are therefore encouraged to obtain travel insurance (medical, personal accident, and luggage) in their home countries prior to departure.

### CLIMATE

The temperature in Tokyo during the period of the conference ranges between 18 and 30 degrees centigrade.

### ELECTRICAL APPLIANCES

Japan operates on 100 volts for electrical appliances. The frequency is 50 Hz in eastern Japan including Tokyo, and 60 Hz in western Japan including Kyoto and Osaka.

## RUMP SESSIONS - September 17 (Wednesday) 18:45-20:45

### Rump session 1 (Room A, FUJI, 42F)

#### “Can channel material/structure engineering become a guiding principle for future CMOS device technology?”

The simple device scaling rule has been facing to several physical and fundamental limitations, leading to severe trade-off relationships among device performance, short channel effects and power consumption. As one possible solution to avoid this difficulty, new channel structures different from conventional planar Si channel are currently stirring a strong interest. This channel engineering mainly includes two directions; one is new channel materials with high carrier mobility, such as strained-Si, SiGe and Ge, and the other is 3-dimensional channel structures to enhance gate control over channel potential, such as FinFET, double gate MOS, Gate-all-around (GAA) MOS and vertical MOS. However, a scenario for continuously improving the device characteristics under these many engineering options has not been clarified yet. Thus, it is a good timing to examine possibilities, realities and major roles of these non-classical MOSFETs for future technology nodes.

In this rump session, we would like to discuss following issues. (1) Can further and continuous improvements of CMOS characteristics be really achieved by channel material/structure engineering? (2) What is a guiding principle for CMOS device technologies in the future nodes, still smaller size, channel materials, channel geometrical structures or anything else? (3) What are critical issues in the competition between classical vs. non-classical CMOS?

Organizer	Panelists	
S. Takagi (Toshiba, MIRAI-ASET, Japan)	T.-J. King (UCB, USA) T. Skotnicki (STMicro, France) K. Rim (IBM, USA) K. Ishimaru (Toshiba, Japan) T. Takagi (Matsushita, Japan) T. Sugii (Fujitsu, Japan)	FinFET, UTB SOI, Ge MOS SON, GAA MOS, Si/SiGeC MOS strained-Si/Strailed-SOI CMOS Advanced CMOS, Bulk CMOS SiGe Analog Devices, SiGe/SiGeC HBT From the viewpoint of ITRS

### Rump session 2 (Room B, TAKAO, 42F)

#### “ What paradigm can nanoelectronic devices bring about? ”

Nanotechnology is expected to be a key technology in the 21st century bringing innovations for materials and devices. What kind of innovations are expected in the electronic devices by reducing the device feature sizes to nanometer-scale or even controlling molecular and atomic structures? Are the nanoelectronic devices positioned as a post-Si CMOS in the miniaturization limit, or will they co-exist with Si-CMOS devices by realizing new functions which are hardly provided solely by present Si devices? What paradigm can the nanoelectronic devices bring about in the future information society? From those standpoints, we would like to discuss future prospect of the nanoelectronic devices in the rump session, mainly by focusing on carbon nanotube devices, molecular/atomic and organic electronic devices, spin-electronic devices, and ultra small-scaled Si devices.

Moderators	Panelists	
J. Sone (NEC, Japan) Y. Wada (Waseda Univ., Japan)	H.-S. P. Wong (IBM, USA) Y. Awano (Fujitsu, Japan) K. Kudo (Chiba Univ., Japan)	Carbon nanotube electronics Carbon nanotube electronics Organic semiconductor devices
Organizer J. Sone (NEC, Japan)	M. Tanaka (Univ. of Tokyo, Japan) T. Hiramoto (Univ. of Tokyo, Japan)	Spin electronics Nanostructured Si MOS

## SHORT COURSES

Two short courses will be held on September 19 (Friday) for young engineers and students. All lectures are given in Japanese. Please refer to the attached information for details.

## SSDM 2003 INSTRUCTION for SPEAKERS

### <Oral Presentation>

#### Presentation Time

	Session Time	Presentation Time	Discussion
Plenary	45 min.	40 min.	5 min.
Invited	30 min.	25 min.	5 min.
Regular-1	20 min.	15 min.	5 min.
Regular-2	15 min.	12 min.	3 min.

Buzzer First: Warning, Second: End of the presentation time, Third: End of the discussion time.

#### Audio-Visual Equipment

The meeting room will contain the following audiovisual equipment:

- Overhead projector
- LCD data projector (PC is not provided)
- Microphone
- Projection laser pointer

**It is strongly recommended that you use the Overhead projector for your presentation.**

Authors wishing to present their paper using LCD projector are requested to bring overhead transparencies preparing for an unforeseen accident.

### <Poster Presentation>

Poster Sessions are scheduled as follows:

13:00-15:00 on Wednesday, September 17

Authors must remain in the vicinity of the bulletin board for the duration of the session to answer questions.

900mm(W) x 2,100mm(H) poster board, a sign indicating your paper number and push pins will be provided at the poster room, OHGI, 4F. Presenters should display, on their poster, the paper title, authors and affiliation.

Authors are requested to prepare their poster materials during:

9:00 to 12:00 of September 17.

Please put their poster materials off by:

17:00 on September 17.

**PL: Opening Session (9:30 - 12:30)**

Chairpersons: S. Kawamura, AIST and M. Koyanagi, Tohoku Univ.

**9:30 PL-0**

Welcome Address and Award Presentation  
M. Nakamura, Hitachi

**9:45 PL-1 (Plenary)**

Research and Development Strategy for Creation of Corporate Value  
T. Ikoma, Hitotsubashi Univ., Japan

**10:30 PL-2 (Plenary)**

Role and Strategy of IMEC as a European Player in a Globalized Research Era  
G.J. Declerck, IMEC, Belgium

**11:15 PL-3 (Plenary)**

Progress and Perspective of Nanostructure Devices for Ubiquitous Information Network  
Y. Arakawa, Univ. of Tokyo, Japan

**12:30-14:00 Lunch**

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>A-1: Advanced Silicon Devices and Device Physics</b> -Gate Stack Technologies- (14:00-15:50) Chairs: T. Mogami (NEC) K. Shibahara (Hiroshima Univ.)</p>	<p><b>B-1: Non-Volatile Memory Technologies</b> -Non-Volatile Memory I- (14:00-16:00) Chairs: T. Nakamura (Rohm) Y. Shimada (Matsushita Electric)</p>	<p><b>C-1: Silicon Process / Materials Technologies</b> -High-k Gate Dielectric I- (14:00-15:50) Chairs: Y. Tsunashima (Toshiba) H. Kitajima (Selete)</p>	<p><b>D-1: New Materials and Characterization</b> -Oxide Reliability and Surface Characterization- (14:00-16:00) Chairs: H. Satake (Toshiba) T. Maruizumi (Hitachi)</p>	<p><b>E-1: Quantum Nanostructure Devices and Physics</b> -Fabrication and Micromechanics- (14:00-16:00) Chairs: Y. Hirayama (NTT) J. Motohisa (Hokkaido Univ.)</p>	<p><b>F-1: Compound Semiconductor Materials and Devices</b> -III-V and Nitride Electron Devices- (14:00-16:00) Chairs: T. Mizutani (Nagoya Univ.) M. Kuzuhara (FED)</p>	<p><b>G-1: Advanced Silicon Circuits and Systems</b> -Advanced CMOS Circuits and Systems- (14:00-15:50) Chairs: T. Kuroda (Keio Univ.) M. Fujishima (Univ. of Tokyo)</p>
<p><b>14:00 A-1-1 (Invited)</b> Dual workfunction metal-gate FinFET devices fabricated using total gate silicidation J. Kedzierski<sup>1</sup>, E. Nowak<sup>2</sup>, M. Jeong<sup>3</sup>, T. Kanarski<sup>3</sup>, and D. Boyd<sup>4</sup>, <sup>1</sup>SRDC, IBM, <sup>2</sup>Microelectronics Division, USA</p>	<p><b>14:00 B-1-1 (Invited)</b> Current FeRAM Technology Developments and Scaling towards 3-D Capacitor Cells D.J. Wouters<sup>1</sup>, <sup>1</sup>IMEC, Belgium</p>	<p><b>14:00 C-1-1 (Invited)</b> Mobility in high-kdielectric based field effect transistors L-A Ragnarsson<sup>1</sup>, W. Tsai<sup>2</sup>, A. Kerber<sup>3</sup>, P.J. Chen<sup>4</sup>, E. Cartier<sup>5</sup>, L. Pantisano<sup>6</sup>, S. De Gendt<sup>1</sup>, and M. Heyns<sup>1</sup>, <sup>1</sup>IMEC, Belgium, <sup>2</sup>Intel Corp., <sup>3</sup>Infineon, <sup>4</sup>Texas Instruments, USA, and <sup>5</sup>IBM</p>	<p><b>14:00 D-1-1</b> The Effect of Boron and Fluorine Incorporation in SiON Gate Insulator on NBTI T. Sasaki<sup>1</sup>, F. Ootsuka<sup>1</sup>, H. Ozaki<sup>1</sup>, M. Tomikawa<sup>1</sup>, M. Yasuhira<sup>1</sup> and T. Arikado<sup>1</sup>, <sup>1</sup>SELETE, Japan</p>	<p><b>14:00 E-1-1 (Invited)</b> Electronic and photonic devices via one-dimensional stacking of quantum structures L. Samuelson<sup>1</sup>, <sup>1</sup>Lund Univ., <sup>2</sup>Solid State Physics/the Nanometer Consortium</p>	<p><b>14:00 F-1-1 (Invited)</b> Ultrahigh Performance InP HEMTs A. Endoh<sup>1</sup>, Y. Yamashita<sup>1</sup>, K. Shinohara<sup>2</sup>, K. Hikosaka<sup>1</sup>, T. Matsui<sup>3</sup>, S. Hiyamizu<sup>4</sup>, and T. Mimura<sup>5</sup>, <sup>1</sup>Fujitsu Labs Ltd., <sup>2</sup>Osaka Univ., Japan</p>	<p><b>14:00 G-1-1 (Invited)</b> Silicon Integration of UWB: Choices and Challenges S.G. Narendra <sup>1</sup>Circuit Research - Intel Labs, USA</p>
<p><b>14:30 A-1-2</b> Influences of Gate-Poly Impurity Concentration on Inversion-Layer Mobility in MOSFETs with Ultrathin Gate Oxide Film J. Koga<sup>1</sup>, T. Ishihara<sup>1</sup> and S. Takagi<sup>1</sup>, <sup>1</sup>Toshiba Corp., Japan</p>	<p><b>14:30 B-1-2 (Invited)</b> 32Mb Chain FeRAM -An Overview D. Takashima<sup>1</sup> and T. Rohr<sup>2</sup>, <sup>1</sup>Toshiba Corp., and <sup>2</sup>Infineon Technologies Japan K.K., Japan</p>	<p><b>14:30 C-1-2</b> Effect of the Film Composition of HfAlON Gate Dielectric on the Structural Transformation and the Electrical Properties through High-temperature Annealing M. Koyama<sup>1</sup>, Y. Kamimuta<sup>1</sup>, M. Koike<sup>1</sup>, M. Suzuki<sup>1</sup> and A. Nishiyama<sup>1</sup>, <sup>1</sup>Toshiba Corp., Japan</p>	<p><b>14:20 D-1-2</b> New insights into dynamic negative bias temperature instabilities of pMOSFETs S.S. Tan<sup>1</sup>, T.P. Chen<sup>1</sup>, C.H. Ang<sup>2</sup>, W.Y. Teo<sup>2</sup> and L. Chan<sup>3</sup>, <sup>1</sup>Nanyang Technological Univ. of Singapore and <sup>2</sup>Chartered Semiconductor Manu. Ltd., Singapore</p>	<p><b>14:30 E-1-2</b> Formation of 1<math>\mu</math>m-period GaAs Kagome Lattice Structure by Selective Area Metalorganic Vapor Phase Epitaxy P. Mohan<sup>1</sup>, J. Motohisa<sup>1</sup> and T. Fukui<sup>1</sup>, <sup>1</sup>Hokkaido Univ., Japan</p>	<p><b>14:30 F-1-2</b> High fr 30nm In<sub>0.7</sub>GaAs HEMT fabricated with SiO<sub>2</sub>/SiN<sub>x</sub> sidewall Process and BCB Planarization D.-H. Kim<sup>1</sup>, S.-J. Yeon<sup>1</sup>, S.-S. Song<sup>1</sup> and K.-S. Seo<sup>1</sup>, <sup>1</sup>Seoul National Univ., Korea</p>	<p><b>14:30 G-1-2</b> Low-Power Real-Time Region-Growing Image-Segmentation in 0.35<math>\mu</math>m CMOS due to BAO-Scheme and Subdivided-Image Approach T. Morimoto<sup>1</sup>, Y. Harada<sup>1</sup>, T. Koide<sup>1</sup> and H.J. Mattausch<sup>1</sup>, <sup>1</sup>Hiroshima Univ., Japan</p>

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>14:50 A-1-3</b> New Self-aligned Metal-gate MOSFETs Using Aluminum Substitution Technology S. Nakamura<sup>1</sup>, H. Shido<sup>1</sup>, T. Kurahashi<sup>1</sup>, S. Kishii<sup>1</sup>, T. Nagata<sup>1</sup>, B. Kumasaka<sup>1</sup>, T. Usuki<sup>1</sup>, S. Sato<sup>1</sup> and Y. Mishima<sup>1</sup>, <sup>1</sup><i>Fujitsu Labs Ltd., Japan</i></p>	<p><b>15:00 B-1-3</b> A proposal of new ferroelectric gate field effect transistor memory based on ferroelectric-insulator interface conduction G. Hirooka<sup>1</sup>, M. Noda<sup>1</sup> and M. Okuyama<sup>1</sup>, <sup>1</sup><i>Osaka Univ., Japan</i></p>	<p><b>14:50 C-1-3</b> Projection of Mobility Degradation in HfAlO<sub>2</sub>/SiO<sub>2</sub> nMOSFET towards the Reduction of Interfacial Oxide Thickness N. Yasuda<sup>1</sup>, H. Hisamatsu<sup>1</sup>, H. Ota<sup>2</sup>, K. Iwamoto<sup>1</sup>, K. Tominaga<sup>1</sup>, K. Yamamoto<sup>1</sup>, W. Mizubayashi<sup>2</sup>, N. Yamagishi<sup>2</sup>, M. Ohno<sup>3</sup>, S. Migita<sup>2</sup>, Y. Morita<sup>2</sup>, T. Horikawa<sup>2</sup>, T. Nabatame<sup>1</sup> and T. Toriumi<sup>2,3</sup>, <sup>1</sup><i>MIRAI-ASET</i>, <sup>2</sup><i>MIRAI-ASRC</i> and <sup>3</sup><i>The Univ. of Tokyo, Japan</i></p>	<p><b>14:40 D-1-3</b> Neighboring effect in nitrogen-enhanced negative bias temperature instability S.S. Tan<sup>1</sup>, T.P. Chen<sup>1</sup>, J.M. Soon<sup>2</sup>, K.P. Loh<sup>2</sup>, C.H. Ang<sup>1</sup>, W.Y. Teo<sup>1</sup> and L. Chan<sup>1</sup>, <sup>1</sup><i>Nanyang Technological Univ. of Singapore</i>, <sup>2</sup><i>National Univ. of Singapore</i> and <sup>3</sup><i>Chartered Semiconductor Manu. Ltd., Singapore</i></p>	<p><b>14:45 E-1-3</b> Selective MBE Growth of GaAs Hexagonal Nano-wire Networks on (111)B Patterned Substrates S. Yoshida<sup>1</sup>, I. Tamai<sup>1</sup>, T. Sato<sup>1</sup> and H. Hasegawa<sup>1</sup>, <sup>1</sup><i>Hokkaido Univ., Japan</i></p>	<p><b>14:45 F-1-3</b> Observation of Thermal Reliability of BCB Passivated InAlAs/InGaAs HEMTs M. Yoon<sup>1</sup>, T. Kim<sup>1</sup>, D. Kim<sup>1</sup> and K. Yang<sup>1</sup>, <sup>1</sup><i>KAIST, Korea</i></p>	<p><b>14:50 G-1-3</b> Butterfly-Unit Based Programmable Computation Element Using Merged Module of Multiplication, Division and Square Root L. Karnan<sup>1</sup>, N. Miyamoto<sup>1</sup>, K. Maruo<sup>1</sup>, K. Kotani<sup>1</sup> and T. Ohmi<sup>2</sup>, <sup>1</sup><i>Tohoku Univ.</i> and <sup>2</sup><i>NICHE, Tohoku Univ., Japan</i></p>
<p><b>15:10 A-1-4</b> Screening Effect on Remote Coulomb Scattering due to impurities in Polysilicon Gate of MOSFET T. Ishihara<sup>1</sup>, J. Koga<sup>1</sup>, S. Takagi<sup>1</sup> and K. Matsuzawa<sup>1</sup>, <sup>1</sup><i>Toshiba Corporation, Japan</i></p>	<p><b>15:20 B-1-4</b> Long-Term Stabilization of Sense Signals in a Non-Destructive Readout FeRAM by Intentional Modification of the Polarization Hysteresis Curve for Low Voltage Applications T. Yamada<sup>1</sup>, Y. Kato<sup>1</sup>, S. Koyama<sup>1</sup> and Y. Shimada<sup>1</sup>, <sup>1</sup><i>Matsushita Electric Industrial Co., Ltd., Japan</i></p>	<p><b>15:10 C-1-4</b> Ultra-thin (EOT&lt;1.0nm) Amorphous HfSiON Gate Insulator with High Hf Concentration for High-performance Logic Applications M. Koike<sup>1</sup>, T. Ino<sup>1</sup>, M. Koyama<sup>1</sup>, Y. Kamata<sup>1</sup>, Y. Kamimuta<sup>1</sup>, M. Suzuki<sup>1</sup>, A. Takashima<sup>1</sup>, Y. Mitani<sup>1</sup>, A. Nishiyama<sup>1</sup> and Y. Tsunashima<sup>1</sup>, <sup>1</sup><i>Toshiba Corporation, Japan</i></p>	<p><b>15:00 D-1-4</b> Conductive Atomic Force Microscopy Analysis for Local Electric Characteristic in Stressed SiO<sub>2</sub> Gate Films Y. Watanabe<sup>1</sup>, A. Seko<sup>2</sup>, H. Kondo<sup>2</sup>, A. Sakai<sup>2</sup>, S. Zaima<sup>2</sup> and Y. Yasuda<sup>2</sup>, <sup>1</sup><i>Toyota Central R&amp;D Labs., Inc.</i>, <sup>2</sup><i>Nagoya Univ., Japan</i></p>	<p><b>15:00 E-1-4</b> Migration-induced Ge Dot Formation S. Kaechi<sup>1</sup>, D. Kitayama<sup>1</sup> and Y. Suda<sup>1</sup>, <sup>1</sup><i>Tokyo Univ. of Agriculture &amp; Technology, Japan</i></p>	<p><b>15:00 F-1-4</b> High f<sub>max</sub> 0.1 μm Γ-gate InGaAs/InAlAs/GaAs Metamorphic HEMT B.H. Lee<sup>1</sup>, B.O. Lim<sup>1</sup>, M.R. Kim<sup>1</sup>, S.D. Kim<sup>1</sup>, J.K. Rhee<sup>1</sup> and H.S. Yoon<sup>2</sup>, <sup>1</sup><i>MINT</i> and <sup>2</sup><i>Electronics and Telecommunications Research Inst., Korea</i></p>	<p><b>15:10 G-1-4</b> A Hierarchical 512-Kbit SRAM with 8 ports in 130nm CMOS S. Fukae<sup>1</sup>, N. Omori<sup>1</sup>, T. Koide<sup>1</sup>, H. J. Mattausch<sup>1</sup> and T. Hironaka<sup>1</sup>, <sup>1</sup><i>RCNS, Hiroshima Univ.</i> and <sup>2</sup><i>Hiroshima City Univ., Japan</i></p>
<p><b>15:30 A-1-5</b> Direct evaluation of an interfacial layer in high-<i>k</i> gate dielectrics by 1/f noise measurements T. Ishikawa<sup>1</sup>, S. Tsujikawa<sup>1</sup>, S. Saito<sup>1</sup>, D. Hisamoto<sup>1</sup> and S. Kimura<sup>1</sup>, <sup>1</sup><i>Hitachi, Ltd., Japan</i></p>	<p><b>15:40 B-1-5</b> A Low Dielectric Constant Sr<sub>2</sub>(Ta<sub>1-x</sub>Nb<sub>x</sub>)<sub>2</sub>O<sub>7</sub> Thin Film Controlling the Crystal Orientation on IrO<sub>2</sub> Substrate for One Transistor Type Ferroelectric Memory Device I. Takahashi<sup>1</sup>, H. Sakurai<sup>1</sup>, A. Yamada<sup>2</sup>, T. Goto<sup>1</sup>, M. Hirayama<sup>1</sup>, A. Teramoto<sup>1</sup>, S. Sugawa<sup>1</sup> and T. Ohmi<sup>1</sup>, <sup>1</sup><i>NICHE, Tohoku Univ.</i> and <sup>2</sup><i>Tohoku Univ., Japan</i></p>	<p><b>15:30 C-1-5</b> Hafnium Content Dependence of Bottom Interfacial Layer and Its Impact on Hf:Al<sub>1-x</sub>O<sub>2</sub> High-<i>k</i> nMOSCAPs and nMOSFETs Characteristics Y. Tamura<sup>1</sup>, Y. Sugiyama<sup>1</sup>, M. Yamaguchi<sup>1</sup>, H. Minakata<sup>1</sup>, Y. Tanida<sup>1</sup>, T. Sakoda<sup>1</sup>, M. Nakamura<sup>1</sup> and Y. Nara<sup>1</sup>, <sup>1</sup><i>Fujitsu Labs Ltd., Japan</i></p>	<p><b>15:20 D-1-5</b> Measurement of extension structures in deep sub-micron MOSFETs by scanning capacitance microscopy based on frequency modulation control Y. Naitou<sup>1</sup> and N. Ookubo<sup>1</sup>, <sup>1</sup><i>Silicon Systems Research Labs, NEC Corporation, Japan</i></p>	<p><b>15:15 E-1-5</b> Demonstration of MEMS-Controlled Electronic States in Single Quantum Dots T. Nakaoka<sup>1</sup>, T. Kakitsuka<sup>2</sup>, T. Saito<sup>1</sup> and Y. Arakawa<sup>2,3</sup>, <sup>1</sup><i>RCAST, IIS, and CCR, Univ. of Tokyo</i> and <sup>2</sup><i>NTT Photonics Labs, NTT Corporation, Japan</i></p>	<p><b>15:15 F-1-5</b> Reduction of Turn-on Voltage in GaInNAs and InGaAs Base Double Heterojunction Bipolar Transistors C.-H. Wu<sup>1</sup>, Y.-K. Su<sup>1</sup>, S.-C. Wei<sup>1</sup> and S.-J. Chang<sup>1</sup>, <sup>1</sup><i>National Cheng Kung Univ., Taiwan</i></p>	<p><b>15:30 G-1-5</b> Combined Data/Instruction Cache with Bank-Based Multi-Port Architecture K. Johguchi<sup>1</sup>, Z. Zhu<sup>1</sup>, T. Hirakawa<sup>2</sup>, T. Koide<sup>1</sup>, T. Hironaka<sup>2</sup> and H.J. Mattausch<sup>1</sup>, <sup>1</sup><i>Hiroshima Univ. RCNS</i> and <sup>2</sup><i>Hiroshima City Univ., Japan</i></p>
			<p><b>15:40 D-1-6</b> Valence-Mended Si(100) for Nanoelectronic Applications M. Tao<sup>1</sup>, W. P. Kirk<sup>1</sup>, D. Udeshi<sup>1</sup>, S. Agarwal<sup>1</sup>, E. Maldonado<sup>1</sup> and N. Basit<sup>1</sup>, <sup>1</sup><i>Univ. of Texas at Arlington, USA</i></p>	<p><b>15:30 E-1-6</b> Displacement Sensing using Quantum Mechanical Interference H. Yamaguchi<sup>1</sup>, S. Miyashita<sup>2</sup> and Y. Hirayama<sup>2</sup>, <sup>1</sup><i>NTT Basic Research Labs</i>, <sup>2</sup><i>NTT Advanced Technology</i> and <sup>3</sup><i>CREST-JST, Japan</i></p>	<p><b>15:30 F-1-6</b> InP/InGaAs Tunneling Emitter Bipolar Transistor (TEBT) C.-Y. Chen<sup>1</sup>, H.-M. Chuang<sup>1</sup>, S.-I. Fu<sup>1</sup>, P.-H. Lai<sup>1</sup>, Y.-Y. Tsai<sup>1</sup>, C.-I. Kao<sup>1</sup> and W.-C. Liu<sup>1</sup>, <sup>1</sup><i>National Cheng-Kung Univ., Taiwan</i></p>	
				<p><b>15:45 E-1-7</b> ZnO Metal-Insulator-Semiconductor Field-Effect-Transistor J. Nishii<sup>1</sup>, A. Ohtomo<sup>1</sup>, T. Fukumura<sup>1</sup>, K. Ohtani<sup>2</sup>, F. Matsukura<sup>2</sup>, Y. Ohno<sup>2</sup>, H. Ohno<sup>2</sup> and M. Kawasaki<sup>1</sup>, <sup>1</sup><i>Tohoku Univ.</i> and <sup>2</sup><i>RIEC, Tohoku Univ., Japan</i></p>	<p><b>15:45 F-1-7</b> High-Quality Two-Dimensional Electron Gas at Large Scale GaN/AlGaIn Wafer Interface Prepared by Mass Production MOCVD Systems S. Yamada<sup>1</sup>, T. Ohnishi<sup>1</sup>, T. Kakegawa<sup>1</sup>, M. Akabiri<sup>1</sup>, T. Suzuki<sup>1</sup>, H. Sugiura<sup>2</sup>, F. Nakamura<sup>2</sup>, E. Yamaguchi<sup>2</sup> and H. Kawai<sup>2</sup>, <sup>1</sup><i>CNMT, JAIST</i> and <sup>2</sup><i>Powdec K.K., Japan</i></p>	

Break

Break



Room A	Room B	Room C	Room D	Room E	Room F	Room G
<b>A-2: Advanced Silicon Devices and Device Physics</b> -Advanced CMOS Technology I-(16:15-18:15) Chairs: A. Hiroki (Kyoto Inst. of Technol.), S. Inaba (Toshiba)	<b>B-2: Non-Volatile Memory Technologies</b> -Non-Volatile Memory II-(16:15-17:35) Chairs: Y. Shimada (Matsushita Electric), T. Nakamura (Rohm)	<b>C-2: Silicon Process / Materials Technologies</b> -High-k Gate Dielectric II-(16:15-17:55) Chairs: M. Kubota (Matsushita Electric), J. Yugami (Renesas)	<b>D-2: New Materials and Characterization</b> -Low k and Silicicide Characterization-(16:15-18:15) Chairs: K. Kikuta (NEC), S. Zaima (Nagoya Univ.)	<b>E-2: Quantum Nanostructure Devices and Physics</b> -Nanostructured Optical Devices-(16:15-18:00) Chairs: K. Hirakawa (Univ. of Tokyo), L. Samuelson (Lund Univ.)	<b>F-2: Compound Semiconductor Materials and Devices</b> -Nitride Electron Devices-(16:15-18:00) Chairs: T. Kikkawa (Fujitsu Labs.), N. Maeda (NTT)	<b>G-2: Advanced Silicon Circuits and Systems</b> -Collaboration of Circuits and Devices-(16:15-17:45) Chairs: M. Fujishima (Univ. of Tokyo), T. Kuroda (Keio Univ.)
<b>16:15 A-2-1</b> Enhancement of $V_{th}$ Degradation under NBT Stress due to Hole Capturing Y. Mitani <sup>1</sup> , M. Nagamine <sup>1</sup> , H. Satake <sup>1</sup> and A. Toriumi <sup>2</sup> , <sup>1</sup> Toshiba Corporation and <sup>2</sup> The Univ. of Tokyo, Japan	<b>16:15 B-2-1</b> Novel Capacitor Structure Using Sidewall Spacer for Highly Reliable FRAM Device H.H. Kim <sup>1</sup> , J.H. Park <sup>1</sup> , Y.J. Song <sup>1</sup> , N.W. Jang <sup>1</sup> , H.J. Joo <sup>1</sup> , S.K. Kang <sup>1</sup> , S.H. Joo <sup>1</sup> , S.Y. Lee <sup>1</sup> and K. Kim <sup>1</sup> , <sup>1</sup> Samsung Electronics Co. Ltd., Korea	<b>16:15 C-2-1</b> Flatband Voltage Shift Caused by Dopants Diffused from Poly-Si Gate Electrode in Poly-Si/HfSiO <sub>2</sub> /SiO <sub>2</sub> /Si A. Kaneko <sup>1</sup> , S. Inumiya <sup>1</sup> , K. Sekine <sup>1</sup> , M. Sato <sup>1</sup> , Y. Kamimuta <sup>1</sup> , K. Eguchi <sup>1</sup> and Y. Tsunashima <sup>1</sup> , <sup>1</sup> Toshiba Corporation, Japan	<b>16:15 D-2-1</b> Nondestructive Characterization of Pore Size Distributions in Porous Low-k Films by in-situ Spectroscopic Ellipsometry in Vapor Cell C. Negoro <sup>1</sup> , N. Hata <sup>1,2</sup> and T. Kikkawa <sup>2,3</sup> , <sup>1</sup> ASRC, AIST, <sup>2</sup> MIRAI-ASRC, AIST and <sup>3</sup> RCNS, Hiroshima Univ., Japan	<b>16:15 E-2-1 (Invited)</b> A Light Emitting Diode for Single Photons A.J. Shields <sup>1</sup> , Z. Yuan <sup>1</sup> , M.B. Ward <sup>1</sup> , R.M. Stevenson <sup>1</sup> , B.E. Kardynal <sup>1</sup> , P. See <sup>1</sup> , C. Lobo <sup>2</sup> , P. Atkinson <sup>2</sup> and D.A. Ritchie <sup>2</sup> , <sup>1</sup> Toshiba Research Europe Ltd., Cambridge Research Lab and <sup>2</sup> Cavendish Lab., Univ. of Cambridge, UK	<b>16:15 F-2-1 (Invited)</b> MOVPE Growth of Wurtzite InN and its Characteristics T. Matsuoka <sup>1</sup> , H. Okamoto <sup>2</sup> , M. Nakao <sup>3</sup> , H. Harima <sup>1</sup> , H. Takahata <sup>4</sup> , H. Mitate <sup>4</sup> , S. Mizuno <sup>4</sup> , Y. Uchiyama <sup>4</sup> , T. Makimoto <sup>1</sup> , <sup>1</sup> NTT Basic Research Labs., <sup>2</sup> NTT Photonics Labs., <sup>3</sup> Kyoto Inst. of Technology, <sup>4</sup> NTT Advanced Technology and <sup>5</sup> Meiji Univ., Japan	<b>16:15 G-2-1 (Invited)</b> Performance of Deeply-Scaled, Power-Constrained Circuits B. Nikolic <sup>1</sup> , L. Chang <sup>1</sup> , T.-J. King <sup>1</sup> , <sup>1</sup> Univ. of California, USA
<b>16:35 A-2-2</b> New Mechanism for Negative-Bias-Temperature Instability and Its Impact on Scaling of pMOSFETs D.-Y. Lee <sup>1</sup> , H.-C. Lin <sup>2</sup> , C.-C. Chen <sup>1</sup> , C.-H. Chien <sup>1</sup> , T.-Y. Huang <sup>1</sup> , T. Wang <sup>1</sup> , T.-L. Lee <sup>3</sup> , S.-C. Chen <sup>3</sup> and M.-S. Liang <sup>3</sup> , <sup>1</sup> National Chiao-Tung Univ., <sup>2</sup> National Nano Device Labs and <sup>3</sup> Taiwan Semiconductor Manufacturing Company, Taiwan	<b>16:35 B-2-2</b> High performance PZT capacitor using highly crystalline SRO bottom electrode for Mbit FeRAM devices H. Itokawa <sup>1</sup> , K. Natori <sup>1</sup> , S. Yamazaki <sup>1</sup> , G. Beitel <sup>2</sup> and K. Yamakawa <sup>1</sup> , <sup>1</sup> Toshiba Corp. and <sup>2</sup> Infineon Technologies Japan., Japan	<b>16:35 C-2-2</b> Controlled Nitrogen Incorporation into HfAlO <sub>2</sub> by Layer-by-Layer Deposition and Annealing (LL-D&A) Process and Its Impact on Electrical Properties of MOSCAPs and nMOSFETs K. Tominaga <sup>1</sup> , K. Iwamoto <sup>1</sup> , H. Hisamatsu <sup>1</sup> , T. Yasuda <sup>2</sup> , H. Ota <sup>2</sup> , N. Yasuda <sup>1</sup> , T. Nabatame <sup>1</sup> and A. Toriumi <sup>2,3</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> MIRAI-ASRC, AIST and <sup>3</sup> the Univ. of Tokyo, Japan	<b>16:35 D-2-2</b> Accurate measurement of mechanical properties of nanoporous silica ultra-low-k films Y. Seino <sup>1</sup> , R. Ichikawa <sup>2</sup> , H. Tanaka <sup>1</sup> and T. Kikkawa <sup>4</sup> , <sup>1</sup> MIRAI Project, ASRC, AIST, <sup>2</sup> ASRC, AIST, <sup>3</sup> MIRAI Project, ASET and <sup>4</sup> RCNS, Hiroshima Univ., Japan	<b>16:45 E-2-2</b> Coherent control of exciton in a single quantum dot using a high-resolution Michelson interferometer T. Okada <sup>1,2,3</sup> , K. Komori <sup>2,3</sup> , K. Goshima <sup>2,3</sup> , S. Yamauchi <sup>2,3</sup> , T. Sugaya <sup>2,3</sup> , O. Yamazaki <sup>3</sup> and T. Hattori <sup>4</sup> , <sup>1</sup> Tokai University Junior College, <sup>2</sup> AIST, <sup>3</sup> CREST-JST, Japan and <sup>4</sup> Univ. of Tsukuba, Japan	<b>16:45 F-2-2</b> Extrinsic Base Regrowth of p-InGaN for Npn-type GaN/InGaN Heterojunction Bipolar Transistor T. Makimoto <sup>1</sup> , K. Kumakura <sup>1</sup> and N. Kobayashi <sup>1</sup> , <sup>1</sup> NTT Basic Research Labs., NTT Corporation and <sup>2</sup> The Univ. of Electro-Communications, Japan	<b>16:45 G-2-2</b> ESD Circuit Simulation Technology Using Protection Device Model with Generated-Hole-Dependent Base Resistance Y. Tosaka <sup>1</sup> , H. Anzai <sup>1</sup> , K. Suzuki <sup>1</sup> and H. Oka <sup>1</sup> , <sup>1</sup> Fujitsu Labs Ltd., Japan
<b>16:55 A-2-3</b> Origin of Enhanced Thermal Noise for 100nm-MOSFETs S. Hosokawa <sup>1</sup> , Y. Shiraga <sup>1</sup> , H. Ueno <sup>1</sup> , M. Miura-Mattausch <sup>1</sup> , H. J. Mattausch <sup>1</sup> , T. Ohguro <sup>2</sup> , S. Kumashiro <sup>2</sup> , M. Taguchi <sup>2</sup> , H. Masuda <sup>2</sup> and S. Miyamoto <sup>2</sup> , <sup>1</sup> Hiroshima Univ. and <sup>2</sup> STARC, Japan	<b>16:55 B-2-3</b> A novel chemical solution deposition method suitable for high-yield fabrication of 50 nm-thick SrBi <sub>2</sub> Ta <sub>2</sub> O <sub>7</sub> capacitors Y. Kawashima <sup>1</sup> and H. Ishiwara <sup>1</sup> , <sup>1</sup> Tokyo Inst. of Technology, Japan	<b>16:55 C-2-3</b> Suppression of Silicidation in Poly-Si/ZrO <sub>2</sub> /SiO <sub>2</sub> /Si Structure by Helium Through Process K. Muraoka <sup>1</sup> , <sup>1</sup> Advanced LSI Technology Lab, Toshiba Corporation, Japan	<b>16:55 D-2-3</b> Mechanical Property and Skeletal Silicate Structure of Periodic Porous Silica Films S. Takada <sup>1</sup> , N. Hata <sup>1,2</sup> , Y. Seino <sup>1,2</sup> , K. Yamada <sup>1</sup> , Y. Oku <sup>1</sup> and T. Kikkawa <sup>2,4</sup> , <sup>1</sup> ASRC, AIST, <sup>2</sup> MIRAI-ASRC, AIST, <sup>3</sup> MIRAI-ASET and <sup>4</sup> RCNS, Hiroshima Univ., Japan	<b>17:00 E-2-3</b> Voltage-controlled Emission Wavelength Switching in a Pseudomorphic Si <sub>1-x</sub> Ge <sub>x</sub> /Si Double Quantum Well N. Yasuhara <sup>1</sup> and S. Fukatsu <sup>1,2</sup> , <sup>1</sup> The Univ. of Tokyo and <sup>2</sup> PRESTO-JST, Japan	<b>17:00 F-2-3</b> Improvement of DC and RF characteristics of AlGaIn/GaN HEMTs by thermally annealed Ni/Pt/Au Schottky gate T. Nanjo <sup>1</sup> , N. Miura <sup>1</sup> , T. Oishi <sup>1</sup> , M. Suita <sup>1</sup> , Y. Abe <sup>1</sup> , T. Ozeki <sup>1</sup> , S. Nakatsuka <sup>1</sup> , A. Inoue <sup>1</sup> , T. Ishikawa <sup>1</sup> and Y. Matsuda <sup>1</sup> , H. Ishikawa <sup>2</sup> and T. Egawa <sup>2</sup> , <sup>1</sup> Mitsubishi Electric Corporation and <sup>2</sup> Nagoya Inst. of Technology, Japan	<b>17:05 G-2-3</b> A New Protection Circuit of IGBT (Insulated Gate Bipolar Transistor) for Short-Circuit Withstanding Capability B.-C. Jeon <sup>1</sup> , I.-H. Ji <sup>1</sup> , M.-K. Han <sup>1</sup> and Y.-I. Choi <sup>2</sup> , <sup>1</sup> Seoul National Univ. and <sup>2</sup> Ajou Univ., Korea
<b>17:15 A-2-4</b> Comparison of the Interconnect Capacitances for Various SRAM Cell Layouts To Achieve High Speed, Low Power SRAM Cells Y. Tsukamoto <sup>1</sup> , K. Nii <sup>1</sup> , Y. Yamagami <sup>2</sup> , T. Yoshizawa <sup>1</sup> , S. Imaoka <sup>1</sup> , T. Suzuki <sup>1</sup> , A. Shibayama <sup>1</sup> and H. Makino <sup>1</sup> , <sup>1</sup> Renesas Technology Corporation, <sup>2</sup> Matsushita Electric Industrial Corporation and <sup>3</sup> Renesas Device Design Corporation, Japan	<b>17:15 B-2-4</b> Two-Mode Behavior in Time and Temperature Dependence of Imprint-Induced Charge Loss in Integrated SrBi <sub>2</sub> (Ta,Nb):O <sub>7</sub> Capacitors A. Noma <sup>1</sup> , T. Mikawa <sup>1</sup> , Y. Nagano <sup>1</sup> , Y. Judai <sup>1</sup> and E. Fujii <sup>1</sup> , <sup>1</sup> Matsushita Electric Industrial Co., Ltd., Japan	<b>17:15 C-2-4</b> Reliability characteristics of an HfO <sub>2</sub> /SiO <sub>2</sub> stack gate dielectric annealed in a deuterium ambient H. Park <sup>1</sup> , H. Yang <sup>1</sup> , H. Sim <sup>1</sup> and H. Hwang <sup>1</sup> , <sup>1</sup> Kwangju Inst. of Science and Technology, Korea	<b>17:15 D-2-4</b> Determination of the Mechanical Properties of Thin Periodic Porous Silica Films by Laser-Generated Surface Acoustic Wave Technique X. Xiao <sup>1</sup> , N. Hata <sup>1,2</sup> , K. Yamada <sup>1</sup> , H. Tanaka <sup>1</sup> and T. Kikkawa <sup>2</sup> , <sup>1</sup> ASRC, AIST, <sup>2</sup> MIRAI-ASRC, AIST, <sup>3</sup> MIRAI-ASET and <sup>4</sup> RCNS, Hiroshima Univ., Japan	<b>17:15 E-2-4</b> A Solid-State Multicolor Light-Emitting Device Based on Ballistic Electron Excitations Y. Nakajima <sup>1</sup> , T. Uchida <sup>1</sup> , A. Kojima <sup>1</sup> , B. Gelloz <sup>1</sup> and N. Koshida <sup>1</sup> , <sup>1</sup> Tokyo Univ. of Agri. & Tech., Japan	<b>17:15 F-2-4</b> The improvement of DC performance in AlGaIn/GaN HFET with isoelectronic Al doped channel C.M. Jeon <sup>1</sup> , J.-H. Lee <sup>2</sup> , J.-H. Lee <sup>2</sup> and J.-L. Lee <sup>1</sup> , <sup>1</sup> POSTECH, and <sup>2</sup> Kyungpook National Univ., Korea	<b>17:25 G-2-4</b> Dynamic Holding Voltage SCR (DHVSCR) Device for ESD Protection with high Latch-up Immunity Z.-P. Chen <sup>1</sup> and M.-D. Ker <sup>1</sup> , <sup>1</sup> Industrial Technology Research Inst., Hsinchu, and <sup>2</sup> Inst. of Electronics, National Chiao-Tung Univ., Taiwan

Room A	Room B	Room C
<p><b>17:35 A-2-5</b> Eliminating Threshold Voltage Offset of PMOSFETs in High-Density DRAM N. Takaura<sup>1</sup>, R. Takemura<sup>1</sup>, H. Matsuoka<sup>1</sup>, R. Nagai<sup>2</sup>, S. Yamada<sup>2</sup>, H. Asakura<sup>1</sup> and S. Kimura<sup>1</sup>, <sup>1</sup>Hitachi, Ltd. and <sup>2</sup>Elpida Memory Inc., Japan</p> <p><b>17:55 A-2-6</b> Gate Engineering to prevent NMOS Dopant Channeling for Nano-Scale CMOSFET Technology S.-H. Park<sup>1</sup> and H.-D. Lee<sup>2</sup>, <sup>1</sup>Hynix Semiconductor Inc. and <sup>2</sup>Chuggiak National Univ., Korea</p>		<p><b>17:35 C-2-5</b> Enhancement of dielectric constant due to expansion of lattice spacing in CeO<sub>2</sub> directly grown on Si (111) D. Matsushita<sup>1</sup>, Y. Nishikawa<sup>1</sup>, N. Satou<sup>2</sup>, M. Yoshiki<sup>2</sup>, T. Shimizu<sup>1</sup>, T. Yamaguchi<sup>1</sup>, H. Satake<sup>1</sup> and N. Fukushima<sup>1</sup>, <sup>1</sup>Toshiba Corporation and <sup>2</sup>Toshiba Nanoanalysis Corporation, Japan</p>

18:30-20:30 Banquet (Eminence Hall)

Room D	Room E	Room F	Room G
<p><b>17:35 D-2-5</b> HRTEM and EELS Analyses of Interfacial Nanostructures in Ti/Si<sub>1-x</sub>Ge<sub>x</sub>/Si(100) J. Yamasaki<sup>1</sup>, N. Tanaka<sup>1</sup>, O. Nakatsuka<sup>1</sup>, A. Sakai<sup>2</sup>, S. Zaima<sup>2</sup> and Y. Yasuda<sup>2</sup>, <sup>1</sup>CIRSE, Nagoya Univ., <sup>2</sup>Nagoya Univ. and <sup>3</sup>CCRAST, Nagoya Univ., Japan</p> <p><b>17:55 D-2-6</b> Impact of NiSi Thermal Instability on Junction Shallowing Characterized with Damage-free n+/p Silicon Diodes M. Tsuchiaki<sup>1</sup>, K. Ohuchi<sup>1</sup> and C. Hongo<sup>1</sup>, <sup>1</sup>Toshiba Corporation, Japan</p>	<p><b>17:30 E-2-5</b> High Brightness Si-based Quantum Dot Light Emitting Diode M. Jo<sup>1</sup>, N. Yasuhara<sup>1</sup>, K. Kawamoto<sup>1</sup> and S. Fukatsu<sup>1,2</sup>, <sup>1</sup>The Univ. of Tokyo and <sup>2</sup>PRESTO, JST, Japan</p> <p><b>17:45 E-2-6</b> Generation of Radiation Pressure in Thermally Induced Ultrasonic Emitter Based on Nanocrystalline Silicon J. Hirota<sup>1</sup>, H. Shinoda<sup>2</sup> and N. Koshida<sup>1</sup>, <sup>1</sup>Tokyo Univ. of A &amp; T and <sup>2</sup>Univ. of Tokyo, Japan</p>	<p><b>17:30 F-2-5</b> Drain Current DLTS of AlGaIn/GaN MIS-HEMTs T. Okino<sup>1</sup>, M. Ochiai<sup>1</sup>, Y. Ohno<sup>1</sup>, S. Kisimoto<sup>1</sup>, K. Maezawa<sup>1</sup> and T. Mizutani<sup>1</sup>, <sup>1</sup>Nagoya Univ., Japan</p> <p><b>17:45 F-2-6</b> Low damage, high selectivity Ar/Cl<sub>2</sub>/CH<sub>4</sub>/O<sub>2</sub> gate recess etching for AlGaIn/GaN HEMT fabrication W.-K. Wang<sup>1</sup>, Y.-J. Li<sup>1</sup>, C.-K. Lin<sup>1</sup>, Y.-J. Chan<sup>1</sup>, G.-T. Chen<sup>1</sup> and J.-I. Chyi<sup>1</sup>, <sup>1</sup>National Central Univ., Taiwan</p>	

18:30-20:30 Banquet (Eminence Hall)



## Wednesday, September 17

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>A-3: Advanced Silicon Devices and Device Physics</b> -High-k Technology I- (9:00-10:30) Chairs: M. Ogawa (Kobe Univ.) T. Mogami (NEC)</p>	<p><b>B-3: Non-Volatile Memory Technologies</b> -Non-Volatile Memory III- (9:00-10:20) Chairs: K. Takasaki (Fujitsu Labs.) H. Takada (Mitsubishi Electric)</p>	<p><b>C-3: Silicon Process / Materials Technologies</b> -Memory Technology- (9:00-10:30) Chairs: T. Kobayashi (Sony) I. Asano (Elpida)</p>	<p><b>D-3: Silicon-on-Insulator Technologies</b> -SOI Novel Devices- (9:00-10:30) Chairs: A. Ogura (NEC) T. Nakai (SUMCO)</p>	<p><b>E-3:Quantum Nanostructure Devices and Physics</b> -Characterization and Nanoprobng- (9:00-10:15) Chairs: H. Akinaga (AIST) M. Sugawara (Univ. of Tokyo)</p>	<p><b>F-3:Compound Semiconductor Materials and Devices</b> -Novel Compound Semiconductors Devices- (9:00-10:15) Chairs: K. Akimoto (Tsukuba Univ.) N. Kobayashi (The Univ. of Electro-Communications)</p>	<p><b>G-3:Advanced Silicon Circuits and Systems</b> -Circuit Techniques for Emerging Technologies- (9:00-10:30) Chairs: K. Kotani (Tohoku Univ.) M. Takamiya (NEC)</p>
<p><b>9:00 A-3-1 (Invited)</b> Integration Issues of HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate for Gate and Capacitor Dielectric J.-H. Lee<sup>1</sup>, <sup>1</sup>Samsung Electronics Co., Ltd., Korea</p>	<p><b>9:00 B-3-1 (Invited)</b> Floating gate type nonvolatile memory reliability issues G. Tempel<sup>1</sup>, <sup>1</sup>Infineon Technologies, Germany</p>	<p><b>9:00 C-3-1 (Invited)</b> 0.18 μm Embedded FRAM Fabrication Process and its Consistency with Conventional Logic LSI Process Y. Horii and T. Eshita<sup>1</sup>, <sup>1</sup>Fujitsu Limited, Japan</p>	<p><b>9:00 D-3-1 (Invited)</b> Strained Si MOSFETs on SiGe-on-Insulator (SGOI) for High Performance CMOS Technology K. Rim<sup>1</sup>, B.H. Lee<sup>1</sup>, A. Mocuta<sup>1</sup>, K. Jenkins<sup>1</sup>, S. Bedell<sup>1</sup>, H. Chen<sup>1</sup>, D. Sadana<sup>1</sup>, M. Gribelyuk<sup>1</sup>, J. Ott<sup>1</sup>, K. Chan<sup>1</sup>, L. Shi<sup>1</sup>, J. Chu<sup>1</sup>, D. Boyd<sup>1</sup>, P. Mooney<sup>1</sup>, P. O'Neil<sup>1</sup>, E. Leobandung<sup>1</sup>, and J.J. Welsler<sup>1</sup>, <sup>1</sup>SRDC, IBM, USA</p>	<p><b>9:00 E-3-1</b> Optical characteristics of InAs/GaAs double quantum dots grown by MBE with Indium-Flush method S. Yamauchi<sup>1,2</sup>, K. Komori<sup>1,2</sup>, T. Sugaya<sup>1,2</sup> and K. Goshima<sup>1,2</sup>, <sup>1</sup>AIST and <sup>2</sup>CREST-JST, Japan</p>	<p><b>9:00 F-3-1 (Invited)</b> Optical and Electrical Control of Ferromagnetism in II-VI Quantum Wells T. Dietl<sup>1</sup>, <sup>1</sup>Inst. of Physics, Polish Academy of Science, Poland</p>	<p><b>9:00 G-3-1 (Invited)</b> The challenge of analog mix-mode integrated circuit design for brain computer interface Z. Wang<sup>1</sup>, C. Zhang<sup>1</sup>, and D. Li<sup>1</sup>, <sup>1</sup>Tsinghua Univ., P.R. China</p>
<p><b>9:30 A-3-2</b> Influence of Carrier Velocity Related Parameters on the Propagation Delay Time of CMOS Inverters with High-k Gate Dielectrics M. Ono<sup>1</sup> and A.Nishiyama<sup>1</sup>, <sup>1</sup>Toshiba Corporation, Japan</p>	<p><b>9:30 B-3-2 (Invited)</b> The Prospect of New Emerging Memories H. Jeong<sup>1</sup> and K. Kim<sup>1</sup>, <sup>1</sup>Samsung Electronics, Korea</p>	<p><b>9:30 C-3-2</b> W-Polymer Gate with Low W/Poly-Si Interface Resistance for High-Speed/High-Density Embedded Memory T. Yamashita<sup>1</sup>, Y. Nishida<sup>1</sup>, K. Hayashi<sup>1</sup>, T. Eimori<sup>1</sup>, M. Inuishi<sup>1</sup> and Y. Ohji<sup>1</sup>, <sup>1</sup>Renesas Technology Corp., Japan</p>	<p><b>9:30 D-3-2</b> Fabrication of Ultra-Thin Strained Ge-on-Insulator Substrate by Ge-Condensation Technique S. Nakahara<sup>1</sup>, T. Tezuka<sup>1</sup>, N. Sugiyama<sup>1</sup>, Y. Moriyama<sup>1</sup> and S. Takagi<sup>1</sup>, <sup>1</sup>MIRAI ASET, Japan</p>	<p><b>9:15 E-3-2</b> Molecular States of Coupled Zero-Dimensional Structures Imaged Using Low-Temperature Scanning Tunneling Spectroscopy K. Kanisawa<sup>1</sup>, S. Perraud<sup>1,2</sup>, H. Yamaguchi<sup>1</sup> and Y. Hirayama<sup>1,3</sup>, <sup>1</sup>NTT Basic Research Labs, <sup>2</sup>ESPCI and <sup>3</sup>CREST-JST, Japan</p>	<p><b>9:30 F-3-2 (Invited)</b> Type-II InAs-based Quantum Cascade Lasers K. Ohtani<sup>1</sup> and H. Ohno<sup>1</sup>, <sup>1</sup>RIEC, Tohoku Univ., Japan</p>	<p><b>9:30 G-3-2</b> The Vision Chip with Electrical Fovea Motion Y. Nakagawa<sup>1</sup>, J. Deguchi<sup>1</sup>, J.-C. Shim<sup>1</sup>, H. Kurino<sup>1</sup> and M. Koyanagi<sup>1</sup>, <sup>1</sup>Tohoku Univ., Japan</p>
<p><b>9:50 A-3-3</b> A HfAlO<sub>x</sub> Gate Dielectric FET Technology Compatible with a Conventional Poly-Si Gate CMOS Process H. Ohji<sup>1</sup>, A. Mutoh<sup>1</sup>, K. Torii<sup>1</sup>, R. Mitsuhashi<sup>1</sup>, A. Horiuchi<sup>1</sup>, T. Maeda<sup>1</sup>, H. Itoh<sup>1</sup>, T. Kawahara<sup>1</sup>, K. Hayashi<sup>1</sup>, T. Sasaki<sup>1</sup>, N. Kasai<sup>1</sup>, H. Kitajima<sup>1</sup>, M. Yasuhira<sup>1</sup>, and T. Arikado<sup>1</sup>, <sup>1</sup>SELETE, Japan</p>	<p><b>10:00 B-3-3</b> Proposal of New Non-Volatile Memory with Magnetic Nano-Dots T. Sakaguchi<sup>1</sup>, M. Kobayashi<sup>1</sup>, M. Takata<sup>1</sup>, H. Choi<sup>1</sup>, Y.G. Hong<sup>1</sup>, J.-C. Shim<sup>1</sup>, H. Kurino<sup>1</sup> and M. Koyanagi<sup>1</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Asahi Glass Co.</p>	<p><b>9:50 C-3-3</b> Silicon Selective Epitaxial Growth for Self-Aligned Cell Contact Featuring High Performance Sub-100nm DRAM Cell Transistors T. Kim<sup>1</sup>, Y.P. Kim<sup>1</sup>, B.C. Lee<sup>1</sup>, S. Choi<sup>1</sup>, U.I. Chung<sup>1</sup> and J.T. Moon<sup>1</sup>, <sup>1</sup>Samsung Electronics, Korea</p>	<p><b>9:50 D-3-3</b> Impact Ionization in Uniaxially Strained-Si MOSFET N. Watanabe<sup>1</sup>, Y. Maeda<sup>1</sup>, M. Nishisaka<sup>1</sup> and T. Asano<sup>1</sup>, <sup>1</sup>CMS, Kyushu Inst. of Technology, Japan</p>	<p><b>9:30 E-3-3</b> Electronic Charged States of Single Si Quantum Dots with Ge Core as Detected by AFM/Kelvin Probe Technique Y. Darma<sup>1</sup>, K. Takeuchi<sup>1</sup> and S. Miyazaki<sup>1</sup>, <sup>1</sup>Hiroshima Univ., Japan</p>	<p><b>10:00 F-3-3</b> Fabrication of GaN/Alumina/GaN Structure to Reduce Dislocations in GaN M. Hiroki<sup>1</sup>, K. Kumakura<sup>1</sup>, T. Makimoto<sup>1</sup>, N. Kobayashi<sup>1</sup> and T. Kobayashi<sup>1</sup>, <sup>1</sup>NTT Corporation and <sup>2</sup>Univ. of Electro Communications, Japan</p>	<p><b>9:50 G-3-3</b> A Periodic Comparator Operating at 80GHz Based on Single-Flux-Quantum Technology with High Temperature Superconductor H. Sugiyama<sup>1,2</sup>, H. Wakana<sup>1</sup>, S. Adachi<sup>1</sup>, Y. Tarutani<sup>1</sup> and K. Tanabe<sup>1</sup>, <sup>1</sup>Toshiba Corporation and <sup>2</sup>Superconductivity Research Lab, Japan</p>
<p><b>10:10 A-3-4</b> A Novel Approach for Determination of Tunneling Mass, m<sub>eff</sub>-Conduction Band Offset Energy, E<sub>b</sub> Products for Advanced Gate Dielectrics C.L. Hinkle<sup>1</sup>, C. Fulton<sup>1</sup>, R.J. Nemanich<sup>1</sup> and G. Lucovsky<sup>1</sup>, <sup>1</sup>North Carolina State Univ., USA</p>		<p><b>10:10 C-3-4</b> Optimum TiSi<sub>2</sub> Ohmic Contact Process for Sub-100nm Devices H.S. Park<sup>1</sup>, J.M. Lee<sup>1</sup>, S.W. Lee<sup>1</sup>, J.H. Park<sup>1</sup>, K.J. Moon<sup>1</sup>, S.B. Kang<sup>1</sup>, G.H. Choi<sup>1</sup>, U.I. Chung<sup>1</sup> and J.T. Moon<sup>1</sup>, <sup>1</sup>Samsung Electronics, Korea</p>	<p><b>10:10 D-3-4</b> Quantum Confinement Effect of Ultrathin-SOI on double-gate-nMOSFETs H.S. Watanabe<sup>1</sup>, K. Uchida<sup>1</sup> and A. Kinoshita<sup>1</sup>, <sup>1</sup>Toshiba Corp., Japan</p>	<p><b>9:45 E-3-4</b> Magneto-luminescence of Interdiffused Self-Assembled Quantum Dots S. Awirothananon<sup>1,2</sup>, W. Sheng<sup>1</sup>, A. Babinski<sup>1</sup>, S. Studenikin<sup>1</sup>, S. Raymond<sup>1</sup>, P. Hawrylak<sup>1</sup>, A. Sachrajda<sup>1</sup>, M. Potemski<sup>1</sup>, G. Ortner<sup>3</sup> and M. Bayer<sup>3</sup>, <sup>1</sup>National Research Council of Canada, <sup>2</sup>The Univ. of Ottawa, Canada, <sup>3</sup>MPI/FKF and CNRS, France and <sup>4</sup>Universitat Dortmund, Germany</p>		

Break

Break

Break

Room A	Room B	Room C	Room D	Room E	Room F	Room G
					<p><b>10:00 E-3-5</b> Optical Time-of-Flight Study of Lateral Exciton Transport in a Strained Si<sub>1-x</sub>Ge<sub>x</sub>/Si Multiple Quantum Well K. Sawada<sup>1</sup>, N. Yasuhara<sup>1</sup> and S. Fukatsu<sup>1,2</sup>, <sup>1</sup>The Univ. of Tokyo, Graduate School of Arts and Sciences and <sup>2</sup>PRESTO, JST, Japan</p>	
<b>Break</b>						
<p><b>A-4: Optoelectronic Devices and Photonic Crystal Devices</b> -VCSELs and Visible Lasers- (10:45-12:00) Chairs: T. Matsuo (NTT) L.A. Coldren (Agility Communications)</p>	<p><b>B-4: Non-Volatile Memory Technologies</b> -Non-Volatile Memory IV- (10:45-12:05) Chairs: K. Yoshikawa (Toshiba) T. Kobayashi (Hitachi)</p>	<p><b>C-4: Silicon Process / Materials Technologies</b> -DRAM- (10:45-12:05) Chairs: M. Okuyama (Osaka Univ.) K. Hieda (Toshiba)</p>	<p><b>D-4: Silicon-on-Insulator Technologies</b> -SOI Device Physics- (10:45-12:05) Chairs: O. Nishio (Sharp) T-J. King (UCB)</p>	<p><b>E-4: Quantum Nanostructure Devices and Physics</b> -Spin-related Phenomena- (10:45-12:15) Chairs: A. Takeuchi (Waseda Univ.) T. Dietl (Polish Academy of Science)</p>	<p><b>F-4: Compound Semiconductor Materials and Devices</b> -Optical Devices- (10:45-12:15) Chair: T. Matsuoka (NTT) M. Ikeda (Sony)</p>	<p><b>G-4: System-Level Integration and Packaging Technologies</b> -System-Level Integration and Packaging Technologies I- (10:45-11:45) Chairs: K. Fujimoto (Osaka Univ.) M. Kada (Sharp)</p>
<p><b>10:45 A-4-1 (Invited)</b> 1300nm-Range GaInNAsSb VCSELs A. Kasukawa<sup>1</sup>, H. Shimizu<sup>1</sup>, C. Setiagung<sup>1</sup>, M. Ariga<sup>1</sup>, Y. Ikenaga<sup>1</sup>, K. Kumada<sup>1</sup>, T. Hama and N. Iwai<sup>1</sup>, <sup>1</sup>The Furukawa Electric Co., Ltd., Yokohama R&amp;D Labs, Japan</p>	<p><b>10:45 B-4-1</b> A 0.18-<math>\mu</math>m Embedded MNOS-Type Non-volatile Memory for High-Frequency and Low-Voltage Operation N. Matsuzaki<sup>1</sup>, T. Ishimaru<sup>1</sup>, Y. Okuyama<sup>1</sup>, T. Mine<sup>1</sup>, H. Kume<sup>1</sup>, T. Hashimoto<sup>2</sup>, Y. Kanamaru<sup>2</sup>, T. Sakai<sup>2</sup>, Y. Kawashima<sup>2</sup> and F. Ito<sup>2</sup>, <sup>1</sup>Hitachi, Ltd. and <sup>2</sup>Renesas Technology Corp., Japan</p>	<p><b>10:45 C-4-1</b> Pt/BST/Pt Capacitor Technology for 0.15<math>\mu</math>m Embedded DRAM Y. Tsunenimine<sup>1</sup>, T. Okudaira<sup>1</sup>, K. Kashiwara<sup>1</sup>, A. Yutani<sup>1</sup>, H. Shinkawata<sup>1</sup>, M. K. Mazumder<sup>1</sup>, M. Yoneda<sup>1</sup>, Y. Okuno<sup>2</sup>, A. Tsuzumitani<sup>2</sup> and Y. Mori<sup>2</sup>, <sup>1</sup>Mitsubishi Electric Corp. and <sup>2</sup>Matsushita Electronics Corp., Japan</p>	<p><b>10:45 D-4-1</b> Variable Body Effect Factor FD SOI MOSFET for Ultra-Low Power VTCMOS Applications T. Ohtou<sup>1</sup>, T. Nagumo<sup>1</sup> and T. Hiramoto<sup>1</sup>, <sup>1</sup>Univ. of Tokyo, Japan</p>	<p><b>10:45 E-4-1 (Invited)</b> Control of ferromagnetic order in selectively p-doped GaMnAs-based heterostructures M. Tanaka<sup>1,2</sup>, and A. M. Nazmul<sup>1,2</sup>, <sup>1</sup>Univ. of Tokyo, Department of Electronic Engineering, <sup>2</sup>PRESTO-JST, Japan</p>	<p><b>10:45 F-4-1 (Invited)</b> Developments of High Efficiency In GaN-Based Light-Emitting Diodes J.-I. Chyi<sup>1</sup>, C.-C. Pan<sup>1</sup>, C.-M. Lee<sup>1</sup>, W.-J. Hsu<sup>1</sup>, and C.-S. Fang<sup>1</sup>, <sup>1</sup>National Central Univ., Taiwan</p>	<p><b>10:45 G-4-1 (Invited)</b> 3D System Integration by Chip-to-Wafer Stacking Technologies P. Ramm<sup>1</sup>, A. Klumpp<sup>1</sup>, R. Merkel<sup>1</sup>, J. Weber<sup>1</sup>, R. Wieland<sup>1</sup>, G. Elst<sup>2</sup> <sup>1</sup>Fraunhofer Inst., Germany</p>
<p><b>11:15 A-4-2</b> Improvement of High-Speed Oxide-Confined Vertical-Cavity Surface-Emitting Lasers H.-C. Yu<sup>1,2</sup>, S.-J. Chang<sup>1</sup>, Y.-K. Su<sup>1</sup>, C.-P. Sung<sup>1</sup>, H.-P. Yang<sup>1</sup>, C.-Y. Huang<sup>3</sup>, Y.-W. Lin<sup>2</sup>, J.-M. Wang<sup>2</sup>, F.-I. Lai<sup>1</sup> and H.-C. Kuo<sup>4</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>Industrial Technology Research Inst., <sup>3</sup>National Tsing Hua Univ. and <sup>4</sup>National Chiao Tung Univ., Taiwan</p>	<p><b>11:05 B-4-2</b> 70 nm SONOS Nonvolatile Memory Devices using FN Programming and Hot Hole Erase Method S.D. Chae<sup>1</sup>, C.J. Lee<sup>2</sup>, J.H. Kim<sup>1</sup>, S.K. Sung<sup>1</sup>, J.S. Sim<sup>2</sup>, M.K. Kim<sup>1</sup>, S.W. Yoon<sup>1</sup>, B.-G. Park<sup>2</sup>, J.W. Lee and C.W. Kim<sup>1</sup>, <sup>1</sup>Samsung and <sup>2</sup>Seoul National Univ., Korea</p>	<p><b>11:05 C-4-2</b> Low Resistive Contacts of TiN-Barrier and Ru-Electrode Using PCM Sputtering for MIM-Ta<sub>2</sub>O<sub>5</sub> Capacitors in Giga-Bit DRAMs Y. Nakamura<sup>1</sup>, T. Kawagoe<sup>1</sup>, H. Sakuma<sup>1</sup>, H. Yamaguchi<sup>1</sup>, I. Asano<sup>1</sup>, M. Horikawa<sup>1</sup>, K. Kuroki<sup>1</sup>, K. Tanaka<sup>1</sup>, Y. Ueda<sup>1</sup> and H. Goto<sup>1</sup>, <sup>1</sup>Elpida Memory, Inc., Japan</p>	<p><b>11:05 D-4-2</b> Novel SOI MOSFET with Buried Back-Gate H. Oh<sup>1</sup>, H. Choi<sup>1</sup>, T. Sakaguchi<sup>1</sup>, J. C. Shim<sup>1</sup>, H. Kurino<sup>1</sup> and M. Koyanagi<sup>1</sup>, <sup>1</sup>Tohoku Univ., Japan</p>	<p><b>11:15 E-4-2</b> Effect of Internal Exchange Coupling on the Curie Temperature in Ga<sub>1-x</sub>Mn<sub>x</sub>As Trilayer Structures S. Yuldashev<sup>1</sup>, Y. Kim<sup>1</sup>, N. Kim<sup>1</sup>, H. Im<sup>1</sup>, T. W. Kang<sup>1</sup>, S. Lee<sup>2</sup>, Y. Sasaki<sup>3</sup>, X. Liu<sup>1</sup> and J. Furdyna<sup>3</sup>, <sup>1</sup>Dongguk Univ., Korea, <sup>2</sup>Korea Univ., Korea and <sup>3</sup>Univ. of Notre Dame, USA</p>	<p><b>11:15 F-4-2</b> InGaN-based horizontal cavity surface emitting laser diode with selectively grown cavity and outer micromirrors T. Akasaka<sup>1</sup>, T. Nishida<sup>1</sup>, T. Makimoto<sup>1</sup> and N. Kobayashi<sup>1</sup>, <sup>1</sup>NTT Basic Research Labs, NTT Corporation, Japan</p>	<p><b>11:15 G-4-2</b> Micro Cu Bump Interconnection on 3D Chip Stacking Technology K. Tanida<sup>1</sup>, M. Memoto<sup>1</sup>, N. Tanaka<sup>1</sup>, Y. Tomita<sup>1</sup> and K. Takahashi<sup>1</sup>, <sup>1</sup>ASET, Japan</p>
<p><b>11:30 A-4-3</b> High-Power 200-mW 660-nm AlGaInP Laser Diodes with a Low Operating Current R. Hiroshima<sup>1</sup>, D. Inoue<sup>1</sup>, S. Kameyama<sup>1</sup>, A. Tajiri<sup>1</sup>, M. Shono<sup>1</sup>, M. Sawada<sup>2</sup> and A. Ibaraki<sup>1</sup>, <sup>1</sup>Sanyo electric Co., Ltd. and <sup>2</sup>Tottori Sanyo electric Co., Ltd., Japan</p>	<p><b>11:25 B-4-3</b> Excellent Electrical Characteristics of SONOS-type Flash Memory with High-k; Dielectric as Trapping Layer and Blocking Layer M. Cho<sup>1</sup>, S. Choi<sup>1</sup>, H. Hwang<sup>1</sup> and J.W. Kim<sup>2</sup>, <sup>1</sup>Kwangju Inst. of Science and Technology and <sup>2</sup>Samsung Advanced Inst. of Technology, Korea</p>	<p><b>11:25 C-4-3</b> A Noble SiON/AIO Structure at High-k/poly-Si Interface for Storage Capacitors of High Density DRAMs O. Tononuma<sup>1</sup> and H. Miki<sup>1</sup>, <sup>1</sup>Hitachi, Ltd., Japan</p>	<p><b>11:25 D-4-3</b> Modeling of Fully-depleted SOI Device Variation H. Komatsubara<sup>1</sup>, K. Kishiro<sup>1</sup>, Y. Kawai<sup>2</sup>, N. Miura<sup>1</sup> and K. Fukuda<sup>1</sup>, <sup>1</sup>Oki Electric Industry Co., Ltd. and <sup>2</sup>Miyagi Oki Electric Industry Co., Ltd., Japan</p>	<p><b>11:30 E-4-3</b> Magnetic Properties of Submicron-sized p-In<sub>0.97</sub>Mn<sub>0.03</sub>As Ferromagnetic Semiconductor Y. Sekine<sup>1</sup>, J. Nitta<sup>1,2</sup>, T. Koga<sup>1,3</sup>, A. Oiwa<sup>3,4</sup>, S. Yanagi<sup>1</sup>, T. Slupinski<sup>3</sup> and H. Munekata<sup>1</sup>, <sup>1</sup>NTT-CREST <sup>2</sup>PRESTO-JST <sup>3</sup>Tokyo Inst. of Technology, Japan and <sup>4</sup>Warsaw University, Poland</p>	<p><b>11:30 F-4-3</b> Sub-mW Operation of 308 nm Deep UV LED using quaternary InAlGaIn H. Hirayama<sup>1</sup> and Y. Aoyagi<sup>2</sup>, <sup>1</sup>RIKEN and <sup>2</sup>Tokyo Inst. of Technology, Japan</p>	<p><b>11:30 G-4-3</b> Copper Electrodeposition of High-Aspect-Ratio Vias for Three Dimensional Packaging K. Kondo<sup>1</sup>, T. Yonezawa<sup>1</sup>, M. Tomisaka<sup>2</sup>, H. Yonemura<sup>2</sup>, M. Hoshino<sup>2</sup>, Y. Taguchi<sup>2</sup> and K. Takahashi<sup>2</sup>, <sup>1</sup>Okayama Univ. and <sup>2</sup>ASET, Japan</p>

Room A	Room B	Room C
<b>11:45 A-4-4</b> High power and high temperature operation of 660 nm AlGaInP laser diodes for DVD-R/RW Y. Yoshida, H. Nishiguchi, M. Sasaki, S. Abe, A. Ohno, K. Ono, M. Takemi, J. Horie, T. Yagi and E. Omura, <i>Mitsubishi Electric Corporation, Japan</i>	<b>11:45 B-4-4</b> Data retention improvement of MONOS memories by using silicon-tetrachloride-based silicon nitride with ultra-low Si-H bond density K. Nomoto <sup>1</sup> , G. Asayama <sup>1</sup> and T. Kobayashi <sup>1</sup> , <i>Sony Corporation, Japan</i>	<b>11:45 C-4-4</b> A Highly Reliable TiN/Al <sub>2</sub> O <sub>3</sub> /TiN MIM Technology for Embedded DRAMs L.-L. Chao <sup>1</sup> , C.D. Wu <sup>1</sup> , H.L. Lin <sup>1</sup> , Y.L. Tu <sup>1</sup> , K.Y. Lin <sup>1</sup> , C.Y. Yu <sup>1</sup> , C.Y. Chen <sup>1</sup> , F.J. Shiu <sup>1</sup> , C.T. Ho <sup>1</sup> , C.S. Tsai <sup>1</sup> , S.-G. Wu <sup>1</sup> and C. Wang <sup>1</sup> , <i>Taiwan Semiconductor Manufacturing Company, Ltd, Taiwan</i>

Lunch

13:00-15:00 Poster Session (Ohgi)

Room D	Room E	Room F	Room G
<b>11:45 D-4-4</b> Temperature Dependence of Threshold Voltage and Hot Carrier Degradation of Dynamic Threshold SOI-pMOSFET Y.-J. Lee <sup>1</sup> , T.-S. Chao <sup>1,2</sup> , C.-Y. Huang <sup>1</sup> , H.-C. Lin <sup>2</sup> and T.-Y. Huang <sup>1</sup> , <i>National Chiao Tung Univ., Taiwan and <sup>2</sup>National Nano Device Labs., Taiwan</i>	<b>11:45 E-4-4</b> Analysis and Control of Rashba Spin-Splitting in One-Dimensional Conductors at Narrow-Gap Single Heterojunctions T. Kakegawa <sup>1</sup> , T. Kita <sup>2</sup> , T. Sato <sup>1</sup> , M. Akabori <sup>1</sup> and S. Yamada <sup>1</sup> , <i><sup>1</sup>CNMT, JAIST and <sup>2</sup>RIEC, Tohoku Univ., Japan</i>	<b>11:45 F-4-4</b> Low Temperature p-GaN rough layer on In <sub>0.25</sub> Ga <sub>0.75</sub> N/GaN MQW LEDs L.W. Wu <sup>1</sup> , S.J. Chang <sup>1</sup> , Y.K. Su <sup>1</sup> , W.C. Lai <sup>1,2</sup> and J.K. Sheu <sup>1</sup> , <i><sup>1</sup>National Cheng Kung Univ., <sup>2</sup>South Epitaxy Corporation and <sup>3</sup>National Central Univ., Taiwan</i>	
	<b>12:00 E-4-5</b> Au/GaAs magnetoresistive-switch-effect devices fabricated by wet etching Z.G. Sun <sup>1</sup> , M. Mizuguchi <sup>1</sup> and H. Akinaga <sup>1</sup> , <i>SYNAF, AIST, Japan</i>	<b>12:00 F-4-5</b> Improvement of AlGaInP MQW Light Emitting Diodes by Modification of Ohmic Contact Layer H.-C. Wang <sup>1</sup> , Y.-K. Su <sup>1</sup> , C.-L. Lin <sup>1</sup> , S.-M. Chen <sup>2</sup> and W.-L. Li <sup>2</sup> , <i><sup>1</sup>Inst. of Microelectronics and Department of Electrical Engineering and <sup>2</sup>Epitech Technology Corporation, Taiwan</i>	

Lunch

13:00-15:00 Poster Session (Ohgi)

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<b>A-5: Optoelectronic Devices and Photonic Crystal Devices and Photonic Crystal Devices</b> -Optoelectronic Integrated Devices- (15:15-16:45) Chairs: T. Nishimura (Mitsubishi Electric) S. Lee (KIST)	<b>B-5: Organic Semiconductor Devices and Materials</b> -Preparation and Characterization- (15:15-16:30) Chairs: F. Kaneko (Niigata Univ.) O. Sugihara (Tohoku Univ.)	<b>C-5: Silicon Process / Materials Technologies</b> -Interconnect- (15:15-16:45) Chais: N. Kobayashi (Selete) T. Nakamura (Fujitsu Labs.)	<b>D-5: Silicon-on-Insulator Technologies</b> -Fin FET Technologies- (15:15-16:45) Chairs: H. Matsuhashi (Oki Electric) K. Rim (IBM)	<b>E-5: Quantum Nanostructure Devices and Physics</b> -Single Electron Transport- (15:15-16:30) Chairs: Y. Ohno (Tohoku Univ.) A. Shields (Toshiba Cambridge)	<b>F-5: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications</b> -Micro-Nano Electro Mechanical Devices for Bio- and Chemical Applications - I- (15:15-16:45) Chair: Y. Miyahara (NIMS) M. Kamahori (Hitachi)	<b>G-5: System-Level Integration and Packaging Technologies</b> -System-Level Integration and Packaging Technologies II- (15:15-16:45) Chairs: K. Takahashi (ASET.) M. Kimura (Mitsubishi Electric)
<b>15:15 A-5-1 (Invited)</b> Monolithic PD-EAM Optical Gates for Ultrafast Signal Processing S. Kodama <sup>1</sup> , T. Yoshimatsu <sup>1</sup> and H. Ito <sup>1</sup> , <sup>1</sup> NTT Corporation, Japan	<b>15:15 B-5-1</b> Controlling the Morphology of Nanostructured Poly(floureneethynylene) Film by a Simple Method K. Tada <sup>1</sup> and M. Onoda <sup>1</sup> , <sup>1</sup> Himeji Inst. of Technol, Japan	<b>15:15 C-5-1 (Invited)</b> Stress Migration Phenomena of Cu Interconnects T. Oshima <sup>1</sup> , K. Ishikawa <sup>1</sup> , T. Saito <sup>1</sup> , H. Aoki <sup>1</sup> and K. Hinode <sup>1</sup> , <sup>1</sup> Hitachi, Ltd., Japan	<b>15:15 D-5-1 (Invited)</b> FinFET Promise and Challenges T.-J. King <sup>1</sup> , <sup>1</sup> Univ. of California, USA	<b>15:15 E-5-1 (Invited)</b> Nuclear spin dependent transport in quantum dots K. Ono <sup>1</sup> , and S. Tarucha <sup>1,2,3</sup> , <sup>1</sup> Univ. of Tokyo, <sup>2</sup> NTT Basic Research Labs, <sup>3</sup> ERATO-JST, Japan	<b>15:15 F-5-1 (Invited)</b> DNA Chips and Their Medical Applications P. Fortina <sup>1</sup> , L.J. Kricka <sup>2</sup> , and S. Surrey <sup>1</sup> , <sup>1</sup> Thomas Jefferson Univ., USA <sup>2</sup> Hospital of the Univ. of Pennsylvania	<b>15:15 G-5-1 (Invited)</b> Design, Manufacturing and Infrastructure for All-in-One SiP Solution T. Fujitsu <sup>1</sup> , <sup>1</sup> J-SiP Walton, Japan
<b>15:45 A-5-2</b> InP-based OEIC Photoreceivers Using Shared Layer Integration Technology of Heterojunction Bipolar Transistors and Refracting-Facet Photodiodes B. Lee <sup>1</sup> , Y. Song <sup>1</sup> and K. Yang <sup>1</sup> , <sup>1</sup> KAIST, Korea	<b>15:30 B-5-2</b> Anomalous Growth Temperature Dependence of the Surface Roughness of Pentacene Thin Films M. Tejima <sup>1</sup> , T. Komoda <sup>1</sup> , K. Kita <sup>1</sup> , K. Kyuno <sup>1</sup> and A. Toriumi <sup>1</sup> , <sup>1</sup> The Univ. of Tokyo, Japan	<b>15:45 C-5-2</b> Mechanical property control of Low-k Dielectrics for Diminishing CMP-related Defects in Cu-damascene Interconnects K. Hijioka <sup>1</sup> , F. Ito <sup>1</sup> , M. Tagami <sup>1</sup> , H. Ohtake <sup>1</sup> , T. Takeuchi <sup>1</sup> , S. Saitoh <sup>1</sup> and Y. Hayashi <sup>1</sup> , <sup>1</sup> NEC Corporation, Japan	<b>15:45 D-5-2</b> High-Aspect Ratio Gate Formation of Beam-Channel MOS Transistor with Impurity-Enhanced Oxidation of Silicon Gate A. Katakami <sup>1</sup> , K. Kobayashi <sup>2</sup> and H. Sunami <sup>2</sup> , <sup>1</sup> Fujitsu Labs Limited and <sup>2</sup> Hiroshima Univ., Japan	<b>15:45 E-5-2</b> Single Electron Transport through Single InAs Quantum Dots Probed by Nanogap Electrodes M. Jung <sup>1</sup> and K. Hirakawa <sup>1,2</sup> , <sup>1</sup> Univ. of Tokyo and <sup>2</sup> CREST-JST, Japan	<b>15:45 F-5-2</b> Bioluminometry by CMOS-based active pixel photodiode array with accurate background noise compensation Y. Yazawa <sup>1</sup> , M. Kamahori <sup>1</sup> and H. Kambara <sup>1</sup> , <sup>1</sup> Hitachi, Ltd., Japan	<b>15:45 G-5-2 (Invited)</b> System Packaging and Embedded WLP Technologies for Mobile Products T. Wakabayashi <sup>1</sup> , <sup>1</sup> Casio, Japan
<b>16:00 A-5-3</b> Solid-State Optical Routing Device Utilizing Minority Carrier Drift H. Tsukamoto <sup>1</sup> , T.D. Boone <sup>1</sup> and J.M. Woodall <sup>1</sup> , <sup>1</sup> Yale Univ., USA	<b>15:45 B-5-3</b> Fabrication and Photoelectrochemical Properties of Polythiophene-Porphyrin Composite Films T. Akiyama <sup>1</sup> , K. Kakutani <sup>1</sup> and S. Yamada <sup>1</sup> , <sup>1</sup> Kyushu Univ., Japan	<b>16:05 C-5-3</b> The Delamination Mechanism of Porous Low-k Film during the Cu-CMP Process S. Kondo <sup>1</sup> , T. Nasuno <sup>1</sup> , S. Ogawa <sup>1</sup> , S. Tokitou <sup>1</sup> , B. U. Yoon <sup>1</sup> , A. Namiki <sup>2</sup> , Y. Sone <sup>2</sup> , K. Misawa <sup>1</sup> , T. Yoshie <sup>1</sup> , K. Yoneda <sup>1</sup> , M. Shimada <sup>1</sup> , S. Sone <sup>1</sup> , H.J. Shin <sup>1</sup> , N. Ohashi <sup>1</sup> , I. Matsumoto <sup>1</sup> and N. Kobayashi <sup>1</sup> , <sup>1</sup> SELETE and <sup>2</sup> Novellus Systems Japan, Inc., Japan	<b>16:05 D-5-3</b> An Experimental Study of The Cross-Sectional Channel Shape Dependence of Short-Channel Effects in Fin-Type Double-Gate MOSFETs Y. Liu <sup>1</sup> , K. Ishii <sup>1</sup> , M. Masahara <sup>1</sup> , T. Tsutsumi <sup>1</sup> , H. Takashima <sup>1</sup> and E. Suzuki <sup>1</sup> , <sup>1</sup> AIST and <sup>2</sup> Meiji Univ., Japan	<b>16:00 E-5-3</b> Investigation of Electron Transition Energy for Vertically Coupled InAs/GaAs Semiconductor Quantum Dots and Rings Y. Li <sup>1,2</sup> and H.-M. Lu <sup>1</sup> , <sup>1</sup> National Nano Device Labs, <sup>2</sup> National Chiao Tung University and <sup>3</sup> Univ. of Illinois at Chicago, USA	<b>16:00 F-5-3</b> Detection of DNA Molecules Using Insulated Gate Field Effect Transistor and Intercalator T. Sakata <sup>1</sup> , H. Otsuka <sup>1</sup> and Y. Miyahara <sup>1</sup> , <sup>1</sup> Biomaterials Research Center, National Inst. for Materials Science, Japan	<b>16:15 G-5-3</b> Evaluation of Hot-Carrier Hardness and Thick-Film Formation with STP Technique for Seamless Integration Technology N. Sato <sup>1</sup> , N. Shimoyama <sup>1</sup> , T. Kamei <sup>1</sup> , K. Kudou <sup>2</sup> , M. Yano <sup>2</sup> , H. Ishii <sup>2</sup> and K. Machida <sup>1</sup> , <sup>1</sup> NTT Corporation and <sup>2</sup> NTT Advanced Technology Corporation, Japan
<b>16:15 A-5-4</b> Analysis of AlGaAs/GaAs Heterojunction Photodetector with a Two-Dimensional Channel Modulated by Gate Voltage H. Song and H. Kim, <sup>1</sup> Korea Electronics Technology Inst., Korea	<b>16:00 B-5-4</b> High Resolution Pattern Recording on Photosensitive Urethane-Urea Copolymer Film Surface by Laser Irradiation through Photo-mask Y. Che <sup>1</sup> , O. Sugihara <sup>1</sup> , N. Okamoto <sup>1</sup> , M. Tomiki <sup>1</sup> , M. Tsuchimori <sup>2</sup> and O. Watanabe <sup>2</sup> , <sup>1</sup> Shizuoka Univ. and <sup>2</sup> Toyota Central Research and Development Labs Inc., Japan	<b>16:25 C-5-4</b> In-situ Measurement of Friction Force during Cu Chemical Mechanical Polishing H. Matsuo <sup>1</sup> , A. Ishikawa <sup>1</sup> and T. Kikkawa <sup>1,2</sup> , <sup>1</sup> MIRAI-ASET, <sup>2</sup> MIRAI-ASRC, AIST and <sup>3</sup> RCNS, Hiroshima Univ., Japan	<b>16:25 D-5-4</b> P-channel Vertical Double-Gate MOSFET Fabrication by Ion-Bombardment-Retarded Etching H. Masahara <sup>1</sup> , T. Matsukawa <sup>1</sup> , S. Hosokawa <sup>1</sup> , K. Ishii <sup>1</sup> , Y. Liu <sup>1</sup> , H. Tanoue <sup>1</sup> , K. Sakamoto <sup>1</sup> , H. Yamauchi <sup>1</sup> , S. Kanemaru <sup>1</sup> and E. Suzuki <sup>1</sup> , <sup>1</sup> AIST, Japan	<b>16:15 E-5-4</b> 1-bit BDD full adder circuit using single electron transistors by selective area metalorganic vapor phase epitaxy Y. Miyoshi <sup>1</sup> , F. Nakajima <sup>2</sup> , J. Motohisa <sup>1</sup> and T. Fukui <sup>1</sup> , <sup>1</sup> Hokkaido Univ. and <sup>2</sup> NTT, Japan	<b>16:15 F-5-4</b> Electrostatic Immobilization of Biomolecules using Nano-Electrode Array T. Yamamoto <sup>1</sup> and T. Fujii <sup>1</sup> , <sup>1</sup> The Univ. of Tokyo, Japan	<b>16:30 G-5-4</b> New Process of Self-organized Interconnection in Packaging by Conductive Adhesive with Low Melting Point Filler K. Yasuda <sup>1</sup> , J.-M. Kim <sup>1</sup> , M. Yasuda <sup>1</sup> and K. Fujimoto <sup>1</sup> , <sup>1</sup> Osaka Univ., Japan

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>16:30 A-5-5</b> Enhancement of Magneto-Optic Effect in Magneto-Optic Waveguide with Low Refractive Index Undercladding Layer Y. Shoji<sup>1,2</sup>, H. Yokoi<sup>1,2</sup> and T. Mizumoto<sup>3</sup>, <sup>1</sup>Tokyo Inst. of Technology and <sup>2</sup>OITDA, Japan</p> <p><b>A-6: Optoelectronic Devices and Photonic Crystal Devices</b> -Lasers for Optical Communication- (17:00-18:15) Chairs: H. Shimizu (The Furukawa Electric) M. Nielsen (Denmark Tech. Univ.)</p>	<p><b>16:15 B-5-5</b> Electrical Properties and Gas Response in Alternate Layer-by-Layer Films of Copper Phthalocyanine Dyes K. Kato<sup>1</sup>, N. Watanabe<sup>1</sup>, S. Katagiri<sup>1</sup>, K. Shinbo<sup>1</sup>, F. Kaneko<sup>1</sup> and R.C. Advincula<sup>2</sup>, <sup>1</sup>Niigata Univ. and <sup>2</sup>Univ. of Houston, Japan</p> <p><b>B-6: Non-Volatile Memory Technologies</b> -Non-Volatile Memory V- (17:00-17:40) Chairs: K. Saito (NEC) H. Takada (Mitsubishi Electric)</p>	<p><b>C-6: Silicon Process / Materials Technologies</b> -Interconnect- (17:00-18:20) Chairs: S. Saito (NEC) J. Koike (Tohoku Univ.)</p>	<p><b>D-6: New Materials and Characterization</b> -Si/SiGe Devices and Materials- (17:00-18:30) Chairs: J. Murota (Tohoku Univ.) A. Sakai (Nagoya Univ.)</p>	<p><b>E-6: Novel Devices, Physics, and Fabrication</b> -Nanoprocess and Nanodevices- (17:00-18:30) Chairs: M. Tabe (Sizuoka Univ.) Y. Takahashi (NTT)</p>	<p><b>16:30 F-5-5</b> Microfluidic Devices Integrated with Parmalloy Micropatterns for Manipulating Magnetic Beads N. Ichikawa<sup>1</sup>, F. Omasu<sup>2</sup>, Y. Nagasaki<sup>1</sup> and T. Ichiki<sup>1,2</sup>, <sup>1</sup>Toyo Univ., <sup>2</sup>PRESTO and <sup>3</sup>Tokyo Univ. of Science, Japan</p> <p><b>F-6: Micro-Nano Electromechanical Devices for Bio- and Chemical Applications</b> -Micro-Nano Electro Mechanical Devices for Bio- and Chemical Applications - II- (17:00-18:00) Chairs: H. Tabata (Osaka Univ.) K. Shimoide (Asahi Kasei)</p>	<p><b>G-6: System-Level Integration and Packaging Technologies</b> -System-Level Integration and Packaging Technologies III- (17:00-18:15) Chairs: M. Aoyagi (AIST) H. Ezawa (Toshiba)</p>
<p><b>17:00 A-6-1 (Invited)</b> Advances in Widely-Tunable Optical Transmitters L.A. Coldren<sup>1</sup>, <sup>1</sup>Agility Communications and UC-Santa Barbara, USA</p>	<p><b>17:00 B-6-1</b> Hot Carrier Injection / Fowler Nordheim Erase Silicon Nanocrystal Memory Cell Rajesh Rao<sup>1</sup>, Robert Steimle<sup>1</sup>, M. Sadt<sup>1</sup>, C. Swift<sup>1</sup>, R. Muralidhar<sup>1</sup>, B. Hradsky<sup>1</sup>, S. Straub<sup>1</sup>, E. Prinz<sup>1</sup>, J. Yater<sup>1</sup> and B. White<sup>1</sup>, <sup>1</sup>Motorola SPS, USA</p>	<p><b>17:00 C-6-1</b> High-modulus Porous MSQ Films for Cu/Low-k Integration (keff&lt;2.7) K. Misawa<sup>1</sup>, S. Sone<sup>1</sup>, H. Shin<sup>1</sup>, K. Inukai<sup>1</sup>, Y. Sudo<sup>1</sup>, S. Kondo<sup>1</sup>, B.U. Yoon<sup>1</sup>, S. Tokitoh<sup>1</sup>, K. Yoneda<sup>1</sup>, T. Yoshie<sup>1</sup>, N. Ohashi<sup>1</sup> and N. Kobayashi<sup>1</sup>, <sup>1</sup>SELETE, Japan</p>	<p><b>17:00 D-6-1 (Invited)</b> SiGe in Advanced CMOS Devices- an unique material equally helpful when present or absent T. Skotnicki<sup>1</sup>, <sup>1</sup>STMicroelectronics, Crolled, France</p>	<p><b>17:00 E-6-1 (Invited)</b> Nanoimprint Lithography-Enabling Engine to Nanotechnology S.Y. Chou<sup>1</sup>, <sup>1</sup>Princeton Univ., USA</p>	<p><b>17:00 F-6-1 (Invited)</b> Development of an integrated a-Si:H photodiode detector and its evaluation for chemical and biochemical microfluidic analysis T. Kamei<sup>1,3</sup>, B.M. Paegel<sup>1</sup>, E.T. Lagally<sup>1</sup>, A.M. Skelley<sup>1</sup>, J.R. Scherer<sup>1</sup>, R.A. Street<sup>2</sup>, and R.A. Mathies<sup>1</sup>, <sup>1</sup>Univ. of California at Berkeley and <sup>2</sup>Palo Alto Research Center</p>	<p><b>17:00 G-6-1 (Invited)</b> AC Coupled Interconnect for High-Density High-Bandwidth Packaging P. Franzon<sup>1</sup>, S. Mick<sup>1</sup>, J. Wilson<sup>1</sup>, L. Luo<sup>1</sup>, K. Chandrasakhar<sup>1</sup>, <sup>1</sup>NC State Univ., USA</p>
<p><b>17:30 A-6-2</b> 40 GHz Actively Mode-Locked DBR Laser Diode Module with an Impedance Matching Circuit S. Arahira<sup>1</sup> and Y. Ogawa<sup>1</sup>, <sup>1</sup>Okai Electric Industry Co., Ltd., Japan</p>	<p><b>17:20 B-6-2</b> A New Investigation on Erase V<sub>t</sub> Variation of NOR Flash fabricated with 90 nm Technology T.Y. Kim<sup>1</sup>, W.H. Lee<sup>1</sup>, J.I. Han<sup>1</sup>, S.E. Lee<sup>1</sup>, H.G. Lee<sup>1</sup>, S.Y. Kim<sup>1</sup>, J.H. Park<sup>1</sup>, M.K. Cho<sup>1</sup>, Y.H. Song<sup>1</sup> and K. Kim<sup>1</sup>, <sup>1</sup>Samsung Electronics, Korea</p>	<p><b>17:20 C-6-2</b> Control of Pore Size and Porosity in Periodic Porous Silica Low-k Films N. Hata<sup>1,2</sup>, C. Negoro<sup>2</sup>, K. Yamada<sup>1</sup> and T. Kikkawa<sup>1,3</sup>, <sup>1</sup>MIRAI-ASRC, AIST, <sup>2</sup>ASRC, AIST, <sup>3</sup>MIRAI-ASET and <sup>4</sup>RCNS, Hiroshima Univ., Japan</p>	<p><b>17:30 D-6-2</b> Structural Characterization of Strained Silicon Substrates by X-Ray Diffraction and Reflectivity M. Erdtmann<sup>1</sup>, T. Langdo<sup>1</sup>, C. Vineis<sup>1</sup>, H. Badawi<sup>1</sup> and M. Bulsara<sup>1</sup>, <sup>1</sup>AmberWave Systems Corp., USA</p>	<p><b>17:30 E-6-2</b> Photon-induced effect on single-charge-tunneling in a Si multidot Schottky FET R. Nuryadi<sup>1</sup>, H. Ikeda<sup>1</sup>, Y. Ishikawa<sup>1</sup> and M. Tabe<sup>1</sup>, <sup>1</sup>Shizuoka Univ., Japan</p>	<p><b>17:30 F-6-2</b> Resonant Cavity Thin Film Photodiode for Compact Displacement Sensor M. Sasaki<sup>1</sup>, F. Nakai, X. Mi, K. Hane, <sup>1</sup>Tohoku Univ., Japan</p>	<p><b>17:30 G-6-2</b> Inter-chip Wireless Interconnection using Si Integrated Antenna A.B.M. H.-U. Rashid<sup>1</sup>, S. Watanabe<sup>1</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan</p>
<p><b>17:45 A-6-3</b> Very High Frequency Self-Pulsation and Stable Optical Injection Locking for Well-Defined Multi-Electrode DFB Lasers S. Nishikawa<sup>1,2</sup>, M. Gotoda<sup>1,2</sup>, T. Nishimura<sup>1,2</sup>, Y. Tokuda<sup>1,2</sup> and K. Matsumoto<sup>1,2</sup>, <sup>1</sup>Mitsubishi Electric Corporation and <sup>2</sup>OITDA, Japan</p>	<p><b>17:40 C-6-3</b> Off-time Dependence of Pulsed DC Electromigration MTF of Cu Multilevel Interconnection K. Oshima<sup>1</sup>, T. Ishida<sup>1</sup>, S. Miyazaki<sup>1</sup>, T. Takahagi<sup>1</sup> and S. Shingubara<sup>1</sup>, <sup>1</sup>Hiroshima Univ., Japan</p>	<p><b>17:50 D-6-3</b> Oxidation-Induced Damages on Germanium MIS Capacitors with HfO<sub>2</sub> Gate Dielectrics K. Kita<sup>1</sup>, M. Sasagawa<sup>1</sup>, K. Tomida<sup>1</sup>, K. Kyuno<sup>1</sup> and A. Toriumi<sup>1</sup>, <sup>1</sup>The Univ. of Tokyo, Japan</p>	<p><b>17:45 E-6-3</b> Room-Temperature Observation of Negative Differential Conductance Due to Large Quantum Level Spacing in Silicon Single-Electron Transistor M. Saitoh<sup>1</sup> and T. Hiramoto<sup>1</sup>, <sup>1</sup>Univ. of Tokyo, Japan</p>	<p><b>17:45 F-6-3</b> RF Propagation Characteristics and pH Measurement for in vivo Wireless Healthcare Chip T. Yamada<sup>1</sup>, H. Uesugi<sup>1</sup>, K. Okada<sup>1</sup>, K. Masu<sup>1</sup>, H. Nakase<sup>2</sup>, T. Kazuo<sup>2</sup>, A. Oki<sup>1</sup> and Y. Horiike<sup>1</sup>, <sup>1</sup>Tokyo Inst. of Technology, <sup>2</sup>RIEC, Tohoku Univ. and <sup>3</sup>National Inst. for Materials Science, Japan</p>	<p><b>17:45 G-6-3</b> Magnetic Near-Field Mappings over Fine Circuits by Fiber-Edge Magneto-Optic Probe M. Iwanami<sup>1</sup>, S. Hoshino<sup>1</sup>, M. Kishi<sup>1</sup> and M. Tsuchiya<sup>2</sup>, <sup>1</sup>ASET and <sup>2</sup>Univ. of Tokyo, Japan</p>	

**Room A****18:00 A-6-4**

Lasing-Wavelength-Change-Suppression 980 nm Pump Laser Diodes for Metro Applications  
 K. Kawasaki<sup>1</sup>, K. Shigihara<sup>1</sup>, H. Matsuoka<sup>1</sup>, Y. Kunitsugu<sup>1</sup>, T. Yagi<sup>1</sup>, E. Omura<sup>1</sup> and Y. Mitsui<sup>1</sup>,  
<sup>1</sup>Mitsubishi Electric Corporation, Japan

**18:45-20:45****Rump Session A**

"Can channel material/structure engineering become a guiding principle for future CMOS device technology?"

**Room B****18:45-20:45****Rump Session B**

"What paradigm can nanoelectronic devices bring about?"

**Room C****18:00 C-6-4**

CVD-Al/Flow-Al Technology for Filling Large Aspect Ratio Contact Holes  
 M. Sakamoto<sup>1</sup>, T. Aoki<sup>1</sup>, K. Masu<sup>1</sup>, S.J. Lim<sup>2</sup>, M. Hatanaka<sup>2</sup>, M. Ishikawa<sup>2</sup> and Y. Furumura<sup>3</sup>,  
<sup>1</sup>Tokyo Inst. of Technology, <sup>2</sup>ULVAC Inc. and <sup>3</sup>Philbridge Inc., Japan

**Room D****18:10 D-6-4**

Enhanced Metal-Induced Lateral Crystallization in Amorphous Ge/Si Layered Structure by Precursor Modulation  
 H. Kanno<sup>1</sup>, A. Kenjo<sup>1</sup>, T. Sadoh<sup>1</sup> and M. Miyao<sup>1</sup>, <sup>1</sup>Kyushu Univ., Japan

**Room E****18:00 E-6-4**

Analytical SPICE Modeling of Realistic MOS-based Single-Electron Transistors –"MOSETs" with a Unique Distribution Function in the Coulomb Oscillation Region  
 K.R. Kim<sup>1</sup>, K.-W. Song<sup>1</sup>, G. Baek<sup>1</sup>, H.H. Kim<sup>1</sup>, J.I. Huh<sup>1</sup>, J.D. Lee<sup>1</sup> and B.-G. Park<sup>1</sup>, <sup>1</sup>Seoul National Univ., Korea

**18:15 E-6-5**

Analysis of Back-Gate Voltage Dependence of Threshold Voltage of Thin SOI MOSFET and Its Application to Si Single-Electron Transistor  
 S. Horiguchi<sup>1</sup>, A. Fujiwara<sup>1</sup>, H. Inokawa<sup>1</sup> and Y. Takahashi<sup>1</sup>,  
<sup>1</sup>NTT Basic Research Labs, Japan

**Room F****Room G****18:00 G-6-4**

Variable RF Inductor on Si CMOS Chip  
 S. Gomi<sup>1</sup>, Y. Yokoyama<sup>1</sup>, H. Sugawara<sup>1</sup>, H. Ito<sup>1</sup>, K. Okada<sup>1</sup>, H. Hoshino<sup>2</sup>, H. Onodera<sup>2</sup> and K. Masu<sup>1</sup>, <sup>1</sup>Tokyo Inst. of Technology, and <sup>2</sup>Kyoto Univ., Japan

## POSTER SESSION (13:00-15:00, OHGI)

### P1 Advanced Silicon Circuits and Systems (6 Papers)

**P1-1**  
Bank-Type Multiport Register File for Highly-Parallel Processors  
T. Sueyoshi<sup>1</sup>, H. Uchida<sup>1</sup>, Y. Mitani<sup>2</sup>, K. Hiramatsu<sup>3</sup>, H.J. Mattausch<sup>1</sup>, T. Koide<sup>4</sup> and T. Hironaka<sup>2</sup>, <sup>1</sup>Hiroshima Univ. and <sup>2</sup>Hiroshima City Univ., Japan

**P1-2**  
Three-Dimensionally Stacked Analog Retinal Prosthesis Chip  
J. Deguchi<sup>1</sup>, T. Watanabe<sup>1</sup>, T. Nakamura<sup>1</sup>, Y. Nakagawa<sup>1</sup>, J.-C. Shim<sup>1</sup>, H. Kurino<sup>4</sup> and M. Koyanagi<sup>2</sup>, <sup>1</sup>Tohoku Univ., Japan

**P1-3**  
Low-Voltage-Triggered PNP for ESD Protection in Mixed-Voltage I/O interface  
M.-D. Ker<sup>1</sup>, W.-J. Chang<sup>1</sup> and W.-Y. Lo<sup>2</sup>, <sup>1</sup>National Chiao-Tung Univ., and <sup>2</sup>Silicon Integrated Systems (SIS) Corp., Taiwan

**P1-4**  
75-qubit Quantum Computing Emulator  
M. Fujishima<sup>1</sup>, K. Inai<sup>1</sup>, T. Kitasho<sup>1</sup> and K. Hoh<sup>1,2</sup>, <sup>1</sup>The Univ. of Tokyo and <sup>2</sup>CREST-JST, Japan

**P1-5**  
Efficient Suppression of Substrate Noise Coupling in CMOS Technology  
W.-K. Yeh<sup>1</sup>, S.-M. Chen<sup>2</sup>, C.-M. Lai<sup>2</sup> and Y.-K. Fang<sup>2</sup>, <sup>1</sup>National Univ. of Kaohsiung and <sup>2</sup>National Cheng-Kung Univ., Taiwan

**P1-6**  
All Digital One-chip Wireless Modem LSI with Acquisition Circuit  
Y. Sakai<sup>1</sup>, H. Nakase<sup>1</sup>, Y. Isota<sup>1</sup> and K. Tsubouchi<sup>1</sup>, <sup>1</sup>Tohoku Univ., Research Inst. of Electorical Communication, Japan

### P2 Advanced Silicon Devices and Device Physics (17 Papers)

**P2-1**  
Efficient Improvement of Hot-Carrier-Induced Degradation for Sub-0.1µm CMOSFET  
C.-M. Lai<sup>1</sup>, C.-C. Hu<sup>2</sup>, J.-C. Lin<sup>3</sup>, S.-T. Pan<sup>2</sup> and W.-K. Yeh<sup>1</sup>, <sup>1</sup>Inst. of National Cheng Kung Univ., <sup>2</sup>Shu-Te Univ., <sup>3</sup>National Chiao-Tung Univ. and <sup>4</sup>National Univ. of Kaohsiung, Taiwan

**P2-2**  
Optimization of STI Stress and Active Geometry Configuration for Advanced CMOS Devices  
T. Lin<sup>1</sup>, Y. Gong<sup>1</sup>, J.T. Tseng<sup>1</sup>, L. Yu<sup>1</sup>, T. Shen<sup>1</sup>, D. Chen<sup>1</sup>, T.P. Chen<sup>3</sup>, C.L. Kuo<sup>1</sup>, W.T. Shiau<sup>1</sup> and J.K. Chen<sup>1</sup>, S.C. Chien and S.W. Sum, <sup>1</sup>United Microelectronics Corporation, Taiwan

**P2-3**  
Modeling of Pocket Implant Effect on Drain Current Flicker Noise in High Performance Analog CMOS Devices  
J.-W. Wu<sup>1</sup>, J.C. Guo<sup>2</sup>, K.-L. Chiu<sup>1</sup>, C.-C. Cheng<sup>1</sup>, W.Y. Lien<sup>1</sup>, G.W. Huang<sup>3</sup> and T. Wang<sup>2</sup>, <sup>1</sup>National Chiao-Tung Univ., <sup>2</sup>Taiwan Semiconductor Manufacturing Company, and <sup>3</sup>National Nano Device Labs, Taiwan

**P2-4**  
Novel Substrate Engineering for High Performance CMOSFETs using Channeling Ion Implantation  
M. Kitazawa<sup>1</sup>, T. Yamashita<sup>1</sup>, Y. Kawasaki<sup>1</sup>, T. Kuroi<sup>1</sup>, T. Eimori<sup>1</sup>, M. Inuishi<sup>1</sup> and Y. Ohji<sup>1</sup>, <sup>1</sup>Renesas Technology Corp., Japan

**P2-5**  
A New Stable Extraction of Threshold Voltage Using Regularization Method  
W.Y. Choi<sup>1,2</sup>, B.Y. Choi<sup>1,2</sup>, D.-S. Woo<sup>1,2</sup>, M.W. Lee<sup>1,2</sup>, J.D. Lee<sup>1,2</sup> and B.-G. Park<sup>1,2</sup>, <sup>1</sup>Inter-univ. Semiconductor Research Center (ISRC) and <sup>2</sup>Seoul National Univ., Korea

**P2-6**  
A New Approach to Gate Dielectric Integrity Based on Differences Between i) Strained and ii) Strain-Free Interfacial Regions: Applications to Devices with Alternative High-k Dielectrics  
G. Lucovsky<sup>1</sup>, J.C. Phillips<sup>2</sup> and P. Boolchand<sup>1</sup>, <sup>1</sup>North Carolina State Univ., <sup>2</sup>Rutgers Univ. and <sup>3</sup>Univ. of Cincinnati, USA

**P2-7**  
A Variable Channel-Size MOSFET with LDD Structure  
N. Nakanose<sup>1</sup>, Y. Arima<sup>1</sup>, T. Asano<sup>1</sup>, Y. Kosasayama<sup>2</sup>, M. Ueno<sup>3</sup> and M. Kimata<sup>3</sup>, <sup>1</sup>Kyushu Inst. of Technology and <sup>2</sup>Mitsubishi Electric Corp., Japan

**P2-8**  
Novel ESD Protection Design for Nanoscale CMOS Integrated Circuits  
M.-D. Ker<sup>1</sup> and T.-K. Tseng<sup>2</sup>, <sup>1</sup>National Chiao-Tung Univ., Taiwan and <sup>2</sup>Industrial Technology Research Inst., Taiwan, Taiwan

**P2-9**  
A New One-Transistor One-Bipolar (1T1B) Capacitor-Less DRAM Cell  
J.-K. Park<sup>1</sup> and J. Woo<sup>1</sup>, <sup>1</sup>Univ. of California at Los Angeles, USA

**P2-10**  
On-current Modeling of poly-Si TFT  
K.C. Moon<sup>1</sup>, S.-H. Kang<sup>1</sup> and M.-K. Han<sup>1</sup>, <sup>1</sup>Seoul National Univ., Korea

**P2-11**  
Characterization and Modeling of High Q-Factor, High Resonant Frequency Spiral Inductors with 6 µm thick Top-Metal for RF-IC Applications  
Y.-S. Lin<sup>1</sup>, H.-W. Chiu<sup>2</sup>, S.-H. Wu<sup>1</sup> and S.-S. Lu<sup>2</sup>, <sup>1</sup>National Chi-Nan Univ., <sup>2</sup>National Taiwan Univ., Taiwan

**P2-12**  
Design Issues for Sub-100nm Analog CMOS  
M. Garg<sup>1</sup>, S. Suryagandhi<sup>1</sup> and J. Woo<sup>1</sup>, <sup>1</sup>Univ. of California Los Angeles, USA

**P2-13**  
Split Gate Engineering for RF/Analog Application In Sub 50 nm NMOSFET  
J. Yuan<sup>1</sup> and J. Woo<sup>1</sup>, <sup>1</sup>Univ. of California, Los Angeles, USA

**P2-14**  
A Simple Wide-Band MIM Capacitor Model for RF Applications and the Effect of Substrate Grounded Shields  
S.-S. Song<sup>1</sup>, S.-W. Lee<sup>1</sup>, J. Gil<sup>1</sup> and H. Shin<sup>2</sup>, <sup>1</sup>Korea Advanced Institute of Science and Technology and <sup>2</sup>Seoul National Univ., Korea

**P2-15**  
Improvement on Turn-on Speed of Substrate-Triggered SCR Device by Using Dummy-Gate Structure for On-Chip ESD Protection  
K.-C. Hsu<sup>1</sup> and M.-D. Ker<sup>1</sup>, <sup>1</sup>National Chiao-Tung Univ., Taiwan

**P2-16**  
A new Conductivity Modulated LDMSFET employing Buried P Region and P+ Drain  
J.-K. Oh<sup>1</sup>, B.-C. Jeon<sup>1</sup>, M.-K. Han<sup>1</sup> and Y.-I. Choi<sup>2</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Ajou Univ., Korea

**P2-17**  
Trench IGBT for the Improved Short Circuit Capability by Employing the Curved Junction and Wide Cell Pitch  
S.-S. Kim<sup>1</sup>, M.-W. Ha<sup>1</sup>, Y.-I. Cho<sup>2</sup> and M.-K. Han<sup>1</sup>, <sup>1</sup>Seoul National Univ. and <sup>2</sup>Ajou Univ., Korea

### P3 Silicon Process / Materials Technologies (19 Papers)

**P3-1**  
Novel Storage-Node Contacts with Stacked PCM-Sp-TiN Barrier for MIM-Ru/Ta<sub>2</sub>O<sub>5</sub>/Ru Capacitors in Giga-Bit DRAMs  
T. Kawagoe<sup>1</sup>, Y. Nakamura<sup>1</sup>, K. Kuroki<sup>1</sup>, I. Asano<sup>1</sup>, H. Goto<sup>1</sup> and N. Nakanishi<sup>1</sup>, <sup>1</sup>Elpida Memory, Inc., Japan

**P3-2**  
Very High Reliability of Ultrathin Silicon Nitride Gate Dielectric Film for sub-100nm Generation  
M. Komura<sup>1</sup>, M. Higuchi<sup>1</sup>, W. Cheng<sup>1</sup>, I. Ohshima<sup>2</sup>, A. Teramoto<sup>3</sup>, M. Hirayama<sup>2</sup>, S. Sugawa<sup>4</sup> and T. Ohmi<sup>2</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>NICHE, Tohoku Univ., Japan

**P3-3**  
Excellent Contact-Hole Etching with NH<sub>3</sub> Added C.F. Pulse-Modulated Plasma  
M. Ooka<sup>1</sup> and S. Yokoyama<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan

**P3-4**  
Electroless Copper Seed Activated by 1nm ICB-Pd Catalytic Layer for Fine Cu Interconnections  
Z. Wang<sup>1</sup>, O. Yaegashi<sup>1</sup>, H. Sakaue<sup>1</sup>, T. Takahagi<sup>1</sup> and S. Shingubara<sup>1</sup>, <sup>1</sup>Hiroshima Univ., Japan

**P3-5**  
Atomic Order Flattening of Hydrogen-Terminated Si(110) Substrate For Next Generation ULSI Devices  
H. Akahori<sup>1</sup>, K. Nii<sup>1</sup>, A. Teramoto<sup>1</sup>, S. Sugawa<sup>2</sup> and T. Ohmi<sup>1</sup>, <sup>1</sup>NICHE, Tohoku Univ. and <sup>2</sup>Tohoku Univ., Japan

**P3-6**  
An Integrated Gate Stack Process for Sub-90nm CMOS  
S.J. Chang<sup>1</sup>, S.Y. Wu<sup>1</sup>, C.L. Chen<sup>1</sup>, T.L. Lee<sup>1</sup>, Y.M. Lin<sup>1</sup>, Y.S. Tsai<sup>1</sup>, H.D. Su<sup>1</sup>, S.B. Chen<sup>1</sup>, Y.S. Chen<sup>1</sup>, M.S. Liang<sup>1</sup>, Y.C. See<sup>1</sup> and Y.C. Sun<sup>1</sup>, <sup>1</sup>Taiwan Semiconductor Manufacturing Company, Ltd., Taiwan

**P3-7**  
Precursors for chemical vapor deposition of NiSi  
M. Ishikawa<sup>1</sup>, T. Kada<sup>1</sup>, H. Machida<sup>1</sup>, Y. Ohshita<sup>2</sup> and A. Ogura<sup>3</sup>, <sup>1</sup>TRI Chemical Labs Inc., <sup>2</sup>Toyota Technological Inst. and <sup>3</sup>NEC Corp., Japan

**P3-8**  
MOCVD HfAlO<sub>2</sub> Gate Dielectrics Deposited Using Single Cocktail Liquid Source  
M.S. Joo<sup>1</sup>, B.J. Cho<sup>1</sup>, C.C. Yeo<sup>1</sup>, S.J. Whoang<sup>2</sup>, S. Matthew<sup>3</sup>, L.K. Bera<sup>1</sup>, N. Balasubramanian<sup>1</sup> and D.-L. Kwong<sup>2</sup>, <sup>1</sup>SNDL, National Univ. of Singapore, <sup>2</sup>Jusung Engineering Co., Ltd., Korea, <sup>3</sup>Inst. of Microelectronics, Singapore and <sup>4</sup>The Univ. of Texas, Austin, Singapore

**P3-9**  
Tight-Binding Quantum Chemical Molecular Dynamics Simulation on Chemical Mechanical Polishing Process of Cu Surface  
N. Isoda<sup>1</sup>, K. Sasata<sup>1</sup>, T. Yokosuka<sup>1</sup>, A. Endou<sup>1</sup>, M. Kubo<sup>1</sup>, A. Imamura<sup>2</sup> and A. Miyamoto<sup>1,3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Hiroshima Kokusai Gakuin Univ. and <sup>3</sup>NICHE, Tohoku Univ., Japan

**P3-10**  
A Novel Photosensitive Porous Low-k Interlayer Dielectric Film  
S. Kuroki<sup>1</sup>, T. Hirota<sup>2</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ. and <sup>2</sup>TAZMO Co., Ltd., Japan

**P3-11**  
Increase of Crystallization Temperatures of Ultrathin Al<sub>2</sub>O<sub>3</sub> Films Caused by Si Diffusion during Annealing  
S. Migita<sup>1</sup>, J.-W. Park<sup>2</sup>, T. Yasuda<sup>1</sup>, M. Nishizawa<sup>1</sup>, R. Kuse<sup>2</sup>, T. Nabatame<sup>2</sup> and A. Toriumi<sup>3</sup>, <sup>1</sup>MIRAI-AIST, <sup>2</sup>MIRAI-ASET and <sup>3</sup>Univ. of Tokyo, Japan

**P3-12**  
Neutral Beam Etching for Damage-free 50 nm Gate Electrode Patterning  
S. Noda<sup>1,2</sup>, H. Nishimori<sup>1</sup>, T. Ida<sup>1</sup>, T. Arikado<sup>1</sup>, K. Ichiki<sup>1</sup> and S. Samukawa<sup>1</sup>, <sup>1</sup>Tohoku Univ. <sup>2</sup>Semiconductor Leading Edge Technologies, Inc., <sup>3</sup>Ebara Research Co., Ltd., Japan

**P3-13**  
Defect Generation in Gate Oxide by Selective Oxidation in Hydrogen-rich Wet Ambient  
H.-J. Cho<sup>1</sup>, K.-Y. Lim<sup>1</sup>, S.-A. Jang<sup>1</sup>, J.-H. Lee<sup>1</sup>, J.-G. Oh<sup>1</sup>, Y.-S. Kim<sup>1</sup>, H.-S. Yang<sup>1</sup> and H.-C. Sohn<sup>1</sup>, <sup>1</sup>Hynix Semiconductor Inc., Korea

**P3-14**  
Improving Electrical Properties of CVD HfO<sub>2</sub> by Multi-Step Deposition and Annealing in a Gate Cluster Tool  
C.C. Yeo<sup>1</sup>, B.J. Cho<sup>1</sup>, M.S. Joo<sup>1</sup>, S.J. Whoang<sup>2</sup>, D.-L. Kwong<sup>2</sup>, L.K. Bera<sup>1</sup>, S. Mathew<sup>2</sup> and N. Balasubramanian<sup>1</sup>, <sup>1</sup>National Univ. of Singapore, <sup>2</sup>Jusung Engineering Co., Ltd., <sup>3</sup>The Univ. of Texas at Austin and <sup>4</sup>Inst. of Microelectronics, Singapore

**P3-15**  
Influence of Humidity on Electrical Characteristics of Porous Silica Films  
S. Sakamoto<sup>1</sup>, S. Kuroki<sup>1</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan

**P3-16**  
Chemical structure of N Atoms in the Transition Region of the SiO(N)/Si Interface -A New Spectroscopic Method with Hydrogenation Reaction in HF Acid-  
N. Mizuta<sup>1</sup> and S. Watanabe<sup>1</sup>, <sup>1</sup>Fujitsu Labs Ltd, Japan

**P3-17**  
The sheet resistance instability in the sub-100 nm tungsten poly-metal wordline due to an *in-situ* NH<sub>3</sub> pre-annealing during the sealing nitride deposition  
K.-Y. Lim<sup>1</sup>, J.-H. Lee<sup>1</sup>, H.-J. Cho<sup>1</sup>, J.-G. Oh<sup>1</sup>, B.-S. Hong<sup>1</sup>, S.-A. Jang<sup>1</sup>, Y.-S. Kim<sup>1</sup>, H.-S. Yang<sup>1</sup> and H.-C. Sohn<sup>1</sup>, <sup>1</sup>Hynix Semiconductor Inc., Korea

**P3-18**  
Influence of interface layers and bottom electrode on (Ba,Sr)TiO<sub>3</sub> thin film leakage current  
M. Yamato<sup>1</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan

**P3-19**  
Interface Oxidation Mechanism in HfO<sub>2</sub>/Silicon System with Post-Deposition Annealing  
H. Shimizu<sup>1</sup>, M. Sasagawa<sup>1</sup>, K. Kita<sup>1</sup>, K. Kyuno<sup>1</sup> and A. Toriumi<sup>1</sup>, <sup>1</sup>The Univ. of Tokyo, Japan



**P4**  
**New Materials and Characterization**  
(18 Papers)

**P4-1**  
Improving the Accuracy of Modified Shift-and-Ratio Channel Length Extraction Method Using Scanning Capacitance Microscopy  
C.W. Eng<sup>1,2</sup>, W.S. Lau<sup>1</sup>, Y.Y. Jiang<sup>3</sup>, D. Vigar<sup>2</sup>, K.C. Tee<sup>1</sup>, L. Chan<sup>1</sup>, S.W.V. Lim<sup>3</sup> and A. Trigg<sup>3</sup>,  
<sup>1</sup>Nanyang Technological Univ. of Singapore, <sup>2</sup>Chartered Semiconductor Manufacturing Ltd and <sup>3</sup>Inst. of Microelectronics, Singapore

**P4-2**  
Influence of nitrogen profile on metal work function in Mo/SiO<sub>2</sub>/Si MOS structure  
M. Hino<sup>1</sup>, T. Amada<sup>1</sup>, N. Maeda<sup>1</sup> and K. Shibahara<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan

**P4-3**  
Compact Electrical Characterization of Nano-CMOS Transistor with 1.2nm Ultrathin Gate Dielectric  
H.S. Kang<sup>1</sup>, W.-Y. Quan<sup>2</sup>, K.S. Kim<sup>1</sup>, C.B. Oh<sup>1</sup>, H.J. Ryu<sup>1</sup>, C.K. Baek<sup>1</sup>, B. Kim<sup>1</sup>, Y.W. Kim<sup>1</sup>, K.P. Suh<sup>1</sup>, and D.M. Kim<sup>2</sup>,  
<sup>1</sup>Samsung Electronics, <sup>2</sup>Korea Inst. for Advanced Study, Korea

**P4-4**  
Cross-Hatch Related Oxidation and Reliability of Gate Oxide of Strained-Si/SiGe  
M. Nishisaka<sup>1</sup> and T. Asano<sup>1</sup>,  
<sup>1</sup>Kyushu Inst. of Technology, Japan

**P4-5**  
Visible Light Irradiation Effects on Atomic-Scale Observations of Hydrogenated Amorphous Silicon Films by Scanning Tunneling Microscopy  
K. Arima<sup>1</sup>, H. Kakiuchi<sup>1</sup>, M. Ikeda<sup>1</sup>, K. Endo<sup>2</sup>, M. Morita<sup>1</sup> and Y. Mori<sup>2</sup>, <sup>1</sup>Osaka Univ. and <sup>2</sup>Research Center for Ultra-Precision Science and Technology, Osaka Univ., Japan

**P4-6**  
Influence of structural variation of Ni silicide thin films on electrical property for contact materials  
K. Okubo<sup>1</sup>, Y. Tsuchiya<sup>1</sup>, O. Nakatsuka<sup>1</sup>, A. Sakai<sup>1</sup>, S. Zaima<sup>1</sup> and Y. Yasuda<sup>1</sup>,  
<sup>1</sup>Nagoya Univ., Japan

**P4-7**  
Ultra-shallow Boron Profile Fitting Compensating for Surface Contamination by Utilizing Genetic Algorithms  
M. Murakawa<sup>1</sup>, K. Shibahara<sup>2</sup>, Y. Oda<sup>1</sup>, T. Higuchi<sup>1</sup> and K. Nishi<sup>1</sup>, <sup>1</sup>AIST, <sup>2</sup>Hiroshima Univ. and <sup>3</sup>SELETE, Japan

**P4-8**  
Nucleation-Control in Solid-Phase-Crystallization of a-Si/SiO<sub>2</sub> by Local Ge Insertion  
I. Tsunoda<sup>1</sup>, K. Nagatomo<sup>1</sup>, A. Kenjo<sup>1</sup>, T. Sadoh<sup>1</sup>, S. Yamaguchi<sup>2</sup> and M. Miyao<sup>1</sup>,  
<sup>1</sup>Kyushu Univ. and <sup>2</sup>Hitachi, Japan

**P4-9**  
Atomic-scale Adsorbent Structure of Contaminant Metal on Si(100) Surface and its Effect on Thermal Oxidation  
T. Onizawa<sup>1,2</sup>, T. Narushima<sup>1,2,3,4</sup>, K. Miki<sup>1,3</sup> and K. Yamabe<sup>2</sup>, <sup>1</sup>NRI, <sup>2</sup>AIST, <sup>3</sup>Univ. of Tsukuba, <sup>4</sup>NML, NIMS and <sup>5</sup>SFIT Trinity Nanoscience Lab, Trinity College Dublin, Japan

**P4-10**  
Effect of Vacuum Annealing on High-k Dy<sub>2</sub>O<sub>3</sub> Thin Films Deposited on Si(100)  
S. Ohmi<sup>1</sup>, H. Yamamoto<sup>1</sup>, J. Taguchi<sup>1</sup>, K. Tsutsui<sup>1</sup> and H. Iwai<sup>1</sup>, <sup>1</sup>Tokyo Inst. of Technology, Japan

**P4-11**  
Formation of Strained β-FeSi<sub>2</sub>(Ge) by Ge-Segregation Controlled Solid-Phase Growth of [Amorphous Si/FeSiGe]<sub>n</sub> Multi-Layered Structure  
T. Sadoh<sup>1</sup>, M. Owatari<sup>1</sup>, A. Kenjo<sup>1</sup>, T. Yoshitake<sup>1</sup>, M. Itakura<sup>1</sup> and M. Miyao<sup>1</sup>,  
<sup>1</sup>Kyushu Univ., Japan

**P4-12**  
Electrical properties of crystalline γ-Al<sub>2</sub>O<sub>3</sub> films using conductive-AFM and MISFETs with Aluminum gates  
T. Okada<sup>1</sup>, R. Ito<sup>1</sup>, M. Shahjahan<sup>1</sup>, K. Sawada<sup>1</sup> and M. Ishida<sup>1</sup>, <sup>1</sup>Toyohashi Univ. of Technology, Japan

**P4-13**  
Wet Etching Characteristics of both As-deposited and Annealed Al<sub>2</sub>O<sub>3</sub> and HfAlO<sub>3</sub> Films  
T. Nishimura<sup>1</sup>, R. Kuse<sup>2</sup>, K. Tominaga<sup>2</sup>, T. Nabatame<sup>2</sup> and A. Toriumi<sup>1,3</sup>, <sup>1</sup>MIRAI project, ASRC, AIST, <sup>2</sup>MIRAI ASET and <sup>3</sup>The Univ. of Tokyo, Japan

**P4-14**  
Impact of Ti/TiN Formation on Ultra-thin Gate Oxide Reliability (HCI and NBTI) for Deep Sub-micron CMOS Transistors  
C. Liu<sup>1</sup>, M.G. Chen<sup>1</sup>, Y.R. Yang<sup>1</sup> and Y.T. Loh<sup>1</sup>, <sup>1</sup>UMC, Taiwan

**P4-15**  
Characterization and Comparison of Strained Si<sub>0.7</sub>C<sub>0.3</sub> MOSFET Grown by Gas Source MBE and Hot Wire Cell Method  
T. Watahiki<sup>1</sup>, K. Abe<sup>2</sup>, A. Yamada<sup>2</sup> and M. Konagai<sup>1</sup>,  
<sup>1</sup>Tokyo Inst. of Technology, <sup>2</sup>Shinshu Univ., Japan

**P4-16**  
Effect of Nitrogen Annealing on the Electrical Properties of Ultrathin Crystalline γ-Al<sub>2</sub>O<sub>3</sub> High-κ Dielectric Films Deposited on Si(111) Substrates  
M. Shahjahan<sup>1</sup>, T. Okada<sup>1</sup>, K. Sawada<sup>1</sup> and M. Ishida<sup>1</sup>,  
<sup>1</sup>Toyohashi Univ. of Technology, Japan

**P4-17**  
Electrical properties and conduction mechanism of ZrO<sub>2</sub> films on Si<sub>1-x</sub>C<sub>x</sub>  
G.K. Dalapati<sup>1</sup>, S.K. Samanta<sup>2</sup>, S. Chatterjee<sup>1</sup>, P.K. Bose<sup>1</sup>, S. Varma<sup>1</sup>, S. Patil<sup>3</sup> and C.K. Maiti<sup>2</sup>, <sup>1</sup>IIT Kharagpur, <sup>2</sup>Jadavpur Univ., <sup>3</sup>Inst. of Physics, Bhubaneswar, India

**P4-18**  
Failure Mechanism of Nano-crystalline VN barrier in Cu/VN/SiO<sub>2</sub>/Si system  
T. Itoi<sup>1</sup>, O. Yanada<sup>1</sup>, K. Satoh<sup>1</sup>, B.M. Takeyama<sup>1</sup> and A. Noya<sup>1</sup>,  
<sup>1</sup>Kitami Inst. of Technology, <sup>2</sup>Chiba Univ., <sup>3</sup>SEC Ltd. and <sup>4</sup>Hitachi Kokusai Electric Inc., Japan

**P5**  
**Compound Semiconductor Materials and Devices**  
(12 Papers)

**P5-1**  
Metal-Semiconductor-Metal UV Photodetector Based on AlGaIn/GaN Heterostructure  
H. Jiang<sup>1</sup>, T. Egawa<sup>1</sup>, H. Ishikawa<sup>1</sup>, Y. Dou<sup>1</sup>, C. Shao<sup>1</sup> and T. Jimbo<sup>1</sup>, <sup>1</sup>Nagoya Inst. of Technology, Japan

**P5-2**  
Low Frequency Noise Caused by Substrate Current in AlGaAs/InGaAs HEMTs  
M. Wada<sup>1</sup>, S. Nishiyama<sup>1</sup>, T. Nakamoto<sup>1</sup> and K. Higuchi<sup>1</sup>,  
<sup>1</sup>Hiroshima Univ., Japan

**P5-3**  
Electro Static Discharge effects on AlGaIn/GaN HEMTs on sapphire substrates  
S.-C. Lee<sup>1</sup>, J.-C. Her<sup>1</sup>, K.-S. Seo<sup>1</sup> and M.-K. Han<sup>1</sup>, <sup>1</sup>Seoul National Univ., Korea

**P5-4**  
Study of InGaP/InGaAs Double Doped Channel Heterostructure Field-effect Transistor (DDCHFET)  
H.-M. Chuang<sup>1</sup>, C.-Y. Chen<sup>1</sup>, P.-H. Lai<sup>1</sup>, S.-I. Fu<sup>1</sup>, Y.-Y. Tsai<sup>1</sup>, C.-I. Kao<sup>1</sup> and W.-C. Liu<sup>1</sup>, <sup>1</sup>Inst. of Microelectronics, National Cheng-Kung Univ., Taiwan

**P5-5**  
Nitride-based blue LEDs with GaN/SiN double buffer layers  
C.-H. Kuo<sup>1</sup>, S.-J. Chang<sup>1</sup>, Y.-K. Su<sup>1</sup>, C.-K. Wang<sup>1</sup>, L.-W. Wu<sup>1</sup>, J.-K. Sheu<sup>2</sup> and J.-M. Tsai<sup>3</sup>, <sup>1</sup>National Cheng Kung Univ., <sup>2</sup>National Central Univ. and <sup>3</sup>South Epitaxy Corporation, Taiwan

**P5-6**  
Thermal Annealing Effect in GaInNAs Thin Films Estimated by X-ray Absorption Fine Structure Spectroscopy  
K. Uno<sup>1</sup>, M. Yamada<sup>1</sup>, T. Takizawa<sup>2</sup> and I. Tanaka<sup>1</sup>,  
<sup>1</sup>Fac. Systems Eng., Wakayama Univ. and <sup>2</sup>Matsushita Elec. Co., Ltd., Japan

**P5-7**  
A Double-Barrier-Emitter Triangular Barrier Optoelectronic Switch  
J.-Y. Chen<sup>1</sup>, D.-F. Guo<sup>2</sup>, K.-M. Lee<sup>1</sup>, H.-M. Chuang<sup>1</sup>, C.-Y. Chen<sup>1</sup> and W.-C. Liu<sup>1</sup>,  
<sup>1</sup>National Cheng-Kung Univ., Taiwan and <sup>2</sup>Chinese Air Force Academy, Taiwan

**P5-8**  
GaAs-MISFETs with nm-Thin Gate Insulating Films Formed by Oxi-Nitridation Process  
M. Takebe<sup>1</sup>, N.C. Paul<sup>1</sup>, S. Nakamura<sup>1</sup>, K. Iiyama<sup>1</sup> and S. Takamiya<sup>1</sup>, <sup>1</sup>Kanazawa Univ., Japan

**P5-9**  
Characterization of Threading Dislocation in Si-doped GaN Films by High Spatial Resolution Cathodoluminescence Spectroscopy  
R. Sugio<sup>1</sup>, M. Yoshikawa<sup>1</sup> and H. Harima<sup>2</sup>, <sup>1</sup>Toray Research Center Inc. and <sup>2</sup>Kyoto Inst. of Technology, Japan

**P5-10**  
Characterization of AlInAsSb/GaInAsSb Multiple Quantum Wells Grown by MOVPE  
Y.-K. Su<sup>1</sup>, C.-H. Wu<sup>1</sup> and J.-R. Chang<sup>2</sup>, <sup>1</sup>Inst. of Microelectronics, National Cheng Kung Univ., <sup>2</sup>Epistar Corporation, Taiwan

**P5-11**  
Growth Temperature Dependence of Nitrogen Incorporation in GaNAs Grown by Chemical Beam Epitaxy  
Y. Sun<sup>1</sup>, M. Yamamori<sup>1</sup>, T. Egawa<sup>1</sup> and H. Ishikawa<sup>1</sup>,  
<sup>1</sup>Nagoya Inst. of Technology, Japan

**P5-12**  
Al-doped ZnO Intermediate Layer for AlGaIn/GaN HEMT Ohmic Contact  
K. Nishizono<sup>1</sup>, M. Okada<sup>1</sup>, M. Kamei<sup>2</sup>, D. Kikuta<sup>1</sup>, J.-P. Ao<sup>1</sup>, K. Tominaga<sup>1</sup> and Y. Ohno<sup>1</sup>,  
<sup>1</sup>The Univ. of Tokushima, Japan

**P6**  
**Optoelectronic Devices and Photonic Crystal Devices**  
(14 Papers)

**P6-1**  
Investigation of Nonreciprocal Phase Shift Characteristics for Integrated Optical Waveguide Isolators Utilizing Magnetic Photonic Crystals  
J.S. Yang<sup>1</sup>, G. Lee<sup>1</sup>, T.H. Lee<sup>1</sup>, Y.-I. Kim<sup>1</sup>, M.-C. Park<sup>1</sup>, Y.T. Byun<sup>1</sup>, D.H. Woo<sup>1</sup>, S. Lee<sup>1</sup>, S.H. Song<sup>1</sup> and S.H. Kim<sup>1</sup>,  
<sup>1</sup>Korea Inst. of Science and Technology and <sup>2</sup>Hanyang Univ., Korea

**P6-2**  
Magneto-optic Spatial Light Modulator with One-Step Pattern Growth on Ion-Milled Substrates by Liquid-Phase Epitaxy  
J.-H. Park<sup>1,2</sup>, J.-K. Cho<sup>1</sup>, K. Nishimura<sup>1</sup>, H. Uchida<sup>1</sup> and M. Inoue<sup>1,2</sup>, <sup>1</sup>Toyohashi Univ. of Technology, Japan, <sup>2</sup>Gyeongang National Univ., Korea, <sup>3</sup>ASTF and <sup>4</sup>CREST-JST, Japan

**P6-3**  
Optical Properties of Acrylate-Based Negative-Type Photoresist and Fabrication of Optical Waveguides  
P. Gutafik<sup>1</sup>, O. Sugihara<sup>2</sup> and N. Okamoto<sup>3</sup>, <sup>1</sup>Shizuoka Univ. and <sup>2</sup>Tohoku Univ., Japan

**P6-4**  
Optical Tuning of Defect-Induced Pass-Band in Photonic Crystal Waveguide  
M. Tsuji<sup>1</sup>, Y. Iida<sup>1</sup> and Y. Omura<sup>1</sup>, <sup>1</sup>Kansai Univ., Japan

**P6-5**  
Numerical Analysis of Waveguides in Three-Dimensional Photonic Crystal with Finite Thickness  
Y. Watanabe<sup>1</sup>, N. Yamamoto<sup>1,2</sup> and K. Komori<sup>1</sup>, <sup>1</sup>AIST and <sup>2</sup>CREST, JST, Japan

**P6-6**  
Fabrication of Wide Area Two-Dimensional Photonic Crystal Using Holographic Lithography  
J.I. Moon<sup>1</sup>, S.H. Kim<sup>1</sup>, S.H. Park<sup>1</sup> and Y.T. Lee<sup>1</sup>, <sup>1</sup>Kwangju Inst. of Science Technology, Korea

**P6-7**  
A Study of Magnetostriction and Its Application to Silicon-on-Insulator Waveguides  
P.S. Chan<sup>1</sup> and H.K. Tsang<sup>1</sup>, <sup>1</sup>The Chinese Univ. of Hong Kong., China

**P6-8**  
Blue Luminescence of Porous Alumina Membranes Prepared by Anodic Oxidation  
T. Echizenya<sup>1</sup>, K. Takase<sup>1</sup>, Y. Takahashi<sup>1</sup>, Y. Takano<sup>1</sup> and K. Sekizawa<sup>1</sup>, <sup>1</sup>Nihon Univ., Japan

**P6-9**  
AlGaAs/InGaAs DFB Laser by One Time Selective MOCVD Growth on a Grating Substrate  
Y. Takasuka<sup>1,2</sup>, K. Yonei<sup>2</sup>, H. Yamauchi<sup>1</sup> and M. Ogura<sup>1</sup>, <sup>1</sup>AIST and <sup>2</sup>Shibaura Inst. of Technology, Japan

**P6-10**  
InGaIn/GaN Light Emitting Diodes with a Lateral Current Blocking Structure  
W.-B. Chen<sup>1</sup>, Y.-K. Su<sup>1</sup>, C.-L. Lin<sup>1</sup>, H.-C. Wang<sup>1</sup> and S.-M. Chen<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ., and <sup>2</sup>Epitech Technology Corporation, Taiwan

**P6-11**  
Characteristics of P-I-i-N GaAs/Al<sub>0.3</sub>Ga<sub>0.7</sub>As Phase Modulator and MultiMode Interference Used in the TE/TM Mode Splitter  
S.-P. Kim<sup>1,2</sup>, J.-M. Son<sup>1,2</sup>, S.-S. Lee<sup>1</sup>, S. Lee<sup>2</sup>, D.-H. Woo<sup>2</sup> and S.-H. Kim<sup>2</sup>, <sup>1</sup>Hanyang Univ. and <sup>2</sup>Korea Inst. of Science and Technology, Korea

**P6-12**  
Surface Plasmon Resonance and Emission Light Properties of Polystyrene Sphere Thin Films  
K. Shinbo<sup>1</sup>, S. Miyabayashi<sup>1</sup>, K. Yoshizawa<sup>1</sup>, H. Shirasawa<sup>1</sup>, K. Kato<sup>1</sup> and F. Kaneko<sup>1</sup>,  
<sup>1</sup>Niigata Univ., Japan

**P6-13**  
Enhanced Frequency Response Associated with Negative Photoconductance in an InGaAs/InAlAs Avalanche Photodiode  
G. Kim<sup>1</sup>, I.G. Kim<sup>1</sup>, J.H. Baek<sup>1</sup> and O.K. Kwon<sup>1</sup>, <sup>1</sup>Electronics & Telecommunication Research Inst., Korea

**P6-14**  
The Characteristic of InGaIn Multiple-Quantum-Well Metal-Insulator-Semiconductor Photodiodes Using SiO<sub>2</sub> Fabricated by Photochemical Vapor Deposition  
P.C. Chang<sup>1</sup>, C.H. Chen<sup>1</sup>, S.J. Chang<sup>1</sup>, Y.K. Su<sup>1</sup>, P.C. Chen<sup>1</sup>, Y.D. Jhou<sup>1</sup>, H. Hung<sup>1</sup>, S.L. Wu<sup>2</sup>, and K.C. Huang<sup>2</sup>, <sup>1</sup>National Cheng Kung Univ. and <sup>2</sup>Cheng Shiu Inst. of Technology, Taiwan

**P7**  
**Novel Devices, Physics,  
and Fabrication**  
(8 Papers)

**P7-1**  
Novel comb-type differential pressure sensor with silicon beams embedded in a silicone rubber membrane  
C.T. Seo<sup>1</sup> and J.H. Lee<sup>1</sup>,  
<sup>1</sup>Kyungpook National Univ., Korea

**P7-2**  
Periodic Coulomb oscillation in highly doped Si single-electron transistor  
T. Kitade<sup>1</sup>, K. Ohkura<sup>1</sup> and A. Nakajima<sup>1</sup>,<sup>1</sup>RCNS, Hiroshima Univ., Japan

**P7-3**  
Active Pixel Sensor Using an SOI MOSFET Photodetector with a Quantum Wire  
J.-H. Park<sup>1</sup>, S.-H. Seo<sup>1</sup>, I.-S. Wang<sup>1</sup>, J.-H. Kim<sup>1</sup>, J.-K. Shin<sup>1</sup>, P. Choi<sup>1</sup>, Y.-C. Jo<sup>2</sup> and H. Kim<sup>2</sup>,<sup>1</sup>Kyungpook National Univ. and <sup>2</sup>Korea Electronics Technology Inst., Korea

**P7-4**  
Side Gating Phenomenon in GaAs Quantum Wire Transistors  
R. Jia<sup>1</sup>, S. Kasai<sup>1</sup> and H. Hasegawa<sup>1</sup>,<sup>1</sup>RCIQE, Hokkaido Univ., Japan

**P7-5**  
Observation of current modulation in SAM-FET fabricated by an air-bridge structure  
K. Sasao<sup>1</sup>, Y. Azuma<sup>1</sup>, N. Kaneda<sup>1</sup>, E. Hase<sup>1</sup>, Y. Miyamoto<sup>1</sup> and Y. Majima<sup>1</sup>,<sup>1</sup>Tokyo Inst. of Technology, Japan

**P7-6**  
Generation of Local Magnetic Field by Nano Electro-Magnets  
H.K. Kim<sup>1,2</sup>, S.H. Hong<sup>1</sup>, B.C. Kim<sup>1</sup>, J.S. Hwang<sup>2</sup>, S.W. Hwang<sup>1,2</sup> and D. Ahrn<sup>2</sup>,<sup>1</sup>Korea Univ. and <sup>2</sup>Univ. of Seoul, Korea

**P7-7**  
Atomic-scale Smoothing and Structural Analysis of LiNbO<sub>3</sub> Surface  
A. Saito<sup>1,2</sup>, H. Matsumoto<sup>1</sup>, S. Ohnisi<sup>2</sup>, M. Akai-Kasaya<sup>1</sup>, Y. Kuwahara<sup>1,2</sup> and M. Aono<sup>1,2</sup>,<sup>1</sup>Osaka Univ., <sup>2</sup>RIKEN and <sup>3</sup>National Inst. for Materials Science, Japan

**P7-8**  
Electron Transport in Molecular Enamel Wires  
Rodion Belosludov<sup>1</sup>, Amir Farajian<sup>1</sup>, Hiroshi Mizuseki<sup>1</sup>, Kyoko Ichinoseki<sup>1</sup> and Yoshiyuki Kawazoe<sup>1</sup>,<sup>1</sup>Tohoku University, Japan

**P8**  
**Quantum Nanostructure  
Devices and Physics**  
(10 Papers)

**P8-1**  
Spin depolarization via tunneling effects in asymmetric double quantum dot structure  
H. Sasakura<sup>1</sup>, S. Adachi<sup>1</sup>, S. Muto<sup>1</sup>, H. Song<sup>2</sup>, T. Miyazawa<sup>2</sup> and T. Usuki<sup>2</sup>,<sup>1</sup>Hokkaido Univ. and <sup>2</sup>CREST, JST and <sup>3</sup>Fujitsu Labs Ltd., Japan

**P8-2**  
Mechanical Properties of Nanometer-sized Cu Contacts  
T. Kizuka<sup>1</sup>, M. Mori<sup>1</sup>, S. Fujisawa<sup>2</sup> and A. Yabe<sup>2</sup>,<sup>1</sup>Univ. of Tsukuba, <sup>2</sup>AIST, Japan

**P8-3**  
A Study on Doping Density in InAs/GaAs Quantum Dot Infrared Photodetector  
U.H. Lee<sup>1</sup>, Y.H. Kang<sup>1</sup>, J.H. Oum<sup>1</sup>, S.-J. Lee<sup>2</sup>, M. Kim<sup>2</sup>, S.K. Noh<sup>2</sup>, Y.D. Jang<sup>1</sup>, D. Lee<sup>1</sup> and S. Hong<sup>1</sup>,<sup>1</sup>Korea Advanced Inst. of Science and Technology, <sup>2</sup>Korea Research Inst. of Standards and Science and <sup>3</sup>Chungnam National Univ., Korea

**P8-4**  
Enhanced Optical Properties of High Density (>10<sup>11</sup>/cm<sup>2</sup>) InAs/AlAs Quantum Dots by Using Hydrogen Passivation  
S.-K. Park<sup>1</sup>, J. Tatebayashi<sup>1</sup>, Y.J. Park<sup>2</sup> and Y. Arakawa<sup>1</sup>,<sup>1</sup>RCAST and IIS, Univ. of Tokyo, Japan and <sup>2</sup>Korea Inst. of Science and Technology, Korea

**P8-5**  
Controlling the optical properties of self-assembled InAs quantum dots by various annealing treatments  
J.-J. Yoon<sup>1</sup>, S.-I. Jung<sup>1</sup>, H. Choi<sup>1</sup>, J.W. Lee<sup>1</sup>, G.S. Cho<sup>1</sup>, M.H. Jeon<sup>1</sup>, J.-Y. Leem<sup>1</sup>, D.Y. Lee<sup>2</sup>, J.S. Kim<sup>2</sup>, J.S. Son<sup>2</sup>, S.I. Ban<sup>1</sup>, J.I. Lee<sup>2</sup> and J.S. Kim<sup>2</sup>,<sup>1</sup>InJe Univ., <sup>2</sup>Yeungnam Univ., <sup>3</sup>Nanomaterials Lab., <sup>4</sup>Kyungwoon Univ., <sup>5</sup>Materials Evaluation Center and <sup>6</sup>Basic Res. Lab., ETRI, Korea

**P8-6**  
Control of GaSb/GaAs Quantum Nanostructures by Molecular Beam Epitaxy  
T. Nakai<sup>1</sup>, S. Iwasaki<sup>1</sup> and K. Yamaguchi<sup>1</sup>,<sup>1</sup>The Univ. of Electro-Communications, Japan

**P8-7**  
Formation of Ge Quantum dots by Selective Oxidation of SiGe alloys for Single-Electron Devices  
P.-W. Li<sup>1</sup>, W.-M. Liao<sup>1</sup>, S.W. Lin<sup>1</sup>, P.S. Chen<sup>1</sup> and M.J. Tsai<sup>1</sup>,<sup>1</sup>National Central Univ. Taiwan

**P8-8**  
Investigation of Ultrafast Carrier Dynamics in Quantum Wire by Terahertz Spectroscopy  
I. Morohashi<sup>1,2</sup>, K. Komori<sup>1,2</sup>, T. Hidaka<sup>1</sup>, G.-R. Wang<sup>1</sup>, M. Ogura<sup>1</sup> and M. Watanabe<sup>1</sup>,<sup>1</sup>National Inst. of Advanced Industrial Science and Technology, <sup>2</sup>CREST, JST and <sup>3</sup>Shonan Inst. of Technology, Japan

**P8-9**  
Influence of deep-level concentrations on strong red photoluminescence from nano-porous silicon formed on Fe-contaminated silicon substrate  
D.-Y. Lee<sup>1</sup>, J.-W. Park<sup>1</sup>, S.-S. Choi<sup>1</sup>, D.-H. Kim<sup>1</sup>, I.-H. Bae<sup>1</sup>, J.-Y. Leem<sup>2</sup>, J.-S. Kim<sup>3</sup>, S.-K. Kang<sup>4</sup>, J.-S. Son<sup>1</sup> and I.-S. Kim<sup>2</sup>,<sup>1</sup>Yeungnam Univ., <sup>2</sup>InJe Univ., <sup>3</sup>National Inst. for Materials Science, <sup>4</sup>Kyunghee Univ. and <sup>5</sup>Kyungwoon Univ., Korea

**P8-10**  
Identification of valence-band ordering in ZnO by using four-wave mixing  
S. Adachi<sup>1</sup>, S. Muto<sup>1</sup>, K. Hazu<sup>2</sup>, T. Sota<sup>2</sup>, K. Suzuki<sup>2</sup> and S. Chichibu<sup>3</sup>,<sup>1</sup>Hokkaido Univ., <sup>2</sup>Waseda Univ. and <sup>3</sup>Univ. of Tsukuba, Japan

**P9**  
**Silicon-on-Insulator  
Technologies**  
(8 Papers)

**P9-1**  
SOI SRAM / DRAM Cells for 0.5 Volt Operation  
M. Terauchi<sup>1</sup>,<sup>1</sup>Hiroshima City Univ., Japan

**P9-2**  
Complete Surface-Potential-Based SOI-MOSFET Model for Circuit Simulation  
D. Kitamaru<sup>1</sup>, Y. Uetsuji<sup>1</sup> and M. Miura-Mattausch<sup>1</sup>,<sup>1</sup>Hiroshima Univ., Japan

**P9-3**  
Complementary Operation of Schottky Source/Drain SOI MOSFET with Shallow Doped Extension  
S. Matsumoto<sup>1</sup>, M. Nishisaka<sup>1</sup> and T. Asano<sup>1</sup>,<sup>1</sup>Kyushu Inst. of Technology, Japan

**P9-4**  
A Workable Use of Floating-Body SOS MOSFET as a Transconductance Mixer  
S. Lam<sup>1</sup>, A.C.-K. Chan<sup>1</sup>, W.-K. Lee<sup>1</sup>, P.K.T. Mok<sup>1</sup>, P.K. Ko<sup>1</sup> and M. Chan<sup>1</sup>,<sup>1</sup>Hong Kong Univ. of Science & Technology, Hong Kong

**P9-5**  
Threshold Voltage Control on the Body-Tied FinFET (OMEGA MOSFET)  
H.J. Jo<sup>1</sup>, T.-S. Park<sup>2</sup>, J.D. Choe<sup>1</sup>, S.Y. Han<sup>1</sup>, J.H. Jeong<sup>1</sup>, M.C. Chae<sup>1</sup>, D.G. Park<sup>1</sup>, K. Kim<sup>1</sup>, E. Yoon<sup>2</sup> and J.-H. Lee<sup>1</sup>,<sup>1</sup>Samsung Electronics Co., Ltd, <sup>2</sup>Seoul National Univ. and <sup>3</sup>Kyungpook National Univ., Korea

**P9-6**  
High Performance Buried Gate Surrounding Gate Transistor (BG-SGT) for Future Three-Dimensional Devices  
M. Iwai<sup>1</sup>, Y. Yamamoto<sup>1</sup>, R. Nishi<sup>1</sup>, H. Sakuraba<sup>1</sup>, T. Endoh<sup>1</sup> and F. Masuoka<sup>1</sup>,<sup>1</sup>RIEC, Tohoku Univ., Japan

**P9-7**  
Thermal conductivity of high-integrity nanometer buried oxides by SIMOX  
Y. Dong<sup>1</sup>, X. Wang<sup>1</sup>, J. Chen<sup>1</sup>, M. Chen<sup>1,2</sup>, X. Wang<sup>1,2</sup>, P. He<sup>1</sup>, L. Tian<sup>1</sup> and Z. Li<sup>1</sup>,<sup>1</sup>Shanghai Inst. of Microsystem and Information Technology, Chinese Academy of Sciences, <sup>2</sup>Shanghai Simgu Technology Co., Ltd. and <sup>3</sup>Inst. of Microelectronics, Tsinghua Univ., China

**P9-8**  
Low frequency noise in partially-depleted SOI MOSFETs operating from linear region to saturation region at various temperatures  
K.-M. Chen<sup>1</sup>, H.-H. Hu<sup>2</sup>, G.-W. Huang<sup>1</sup>, S.-Y. Huang<sup>2</sup>, A.S. Peng<sup>1</sup>, W.-K. Yeh<sup>1</sup> and C.-Y. Chang<sup>2</sup>,<sup>1</sup>Natioanal Nano Device Labs, <sup>2</sup>Natioanal Chiao Tung Univ. and <sup>3</sup>National Univ. of Kaohsiung, Taiwan

**P10**  
**Non-Volatile Memory  
Technologies**  
(9 Papers)

**P10-1**  
Improvement of Data Retention in Floating Gate Flash EEPROM's with P-Doped Floating Gate  
B.C. Wu<sup>1</sup>, H.W. Tsai<sup>1</sup>, S.S. Chung<sup>1</sup>, C.J. Lin<sup>1</sup>, D.S. Kuo<sup>1</sup>, and M.S. Liang<sup>2</sup>,<sup>1</sup>National Chiao Tung Univ., <sup>2</sup>Tsmc, Science-based Industrial Park, Hsinchu, Taiwan and <sup>3</sup>Nexflash Inc., San Jose, USA

**P10-2**  
New Three Dimensional High Density S-SGT Flash Memory Architecture using Self-Aligned Interconnection Fabricating Technology without Photo Lithography Process for Tera Bits and Beyond  
H. Sakuraba<sup>1</sup>, K. Kinoshita<sup>2</sup>, T. Tanigami<sup>2</sup>, T. Yokoyama<sup>1</sup>, S. Horii<sup>1</sup>, M. Saitoh<sup>1</sup>, K. Sakiyama<sup>1</sup>, T. Endoh<sup>1</sup> and F. Masuoka<sup>1</sup>,<sup>1</sup>RIEC, Tohoku Univ. and <sup>2</sup>Sharp Corporation, Japan

**P10-3**  
The Impact of Technology Parameters and Scaling on the Programming Performance and Drain Disturb in CHISEL Flash EEPROMs  
D. Nair<sup>1</sup>, N. Mohapatra<sup>1</sup>, S. Mahapatra<sup>1</sup> and S. Shukuri<sup>2</sup>,<sup>1</sup>Indian Inst. of Technology, India and <sup>2</sup>Hitiachi Ltd., Japan

**P10-4**  
Key technologies of First 'Chain' -32M bit Ferroelectric RAM  
T. Ozaki<sup>1</sup>, N. Nagel<sup>1</sup>, Y. Kumura<sup>1</sup>, J. Lian<sup>1</sup>, A. Hilliger<sup>1</sup>, T. Tsuchiya<sup>1</sup>, R. Bruchhaus, H. Kanaya<sup>1</sup>, H. Koyama, U. Wellhausen, O. Hidaka, S. Shuto, S. Germhardt, Y. Shimajo, B.K. Moon, H. Itokawa, U. Egger, H. Zhuang, K. Tomioka, M. Fukushima, K. Yamakawa, D. Takashima, I. Kunishima<sup>1</sup>, Y. Oowaki<sup>1</sup> and G. Beitel<sup>2</sup>,<sup>1</sup>Semiconductor Company, Toshiba Corporation and <sup>2</sup>Infineon Technologies Japan K.K., Japan

**P10-5**  
High performance Pt/SrBi<sub>2</sub>Ta: O<sub>3</sub>/HfO<sub>2</sub>/Si structure for 1T ferroelectric random access memory  
D.-Y. Wang<sup>1</sup>, C.-H. Chien<sup>2</sup>, M.-J. Yang<sup>2</sup>, P. Lehnen<sup>3</sup>, C.-C. Leu<sup>2</sup>, S.-H. Chung<sup>2</sup>, T.-Y. Huang<sup>1</sup> and C.Y. Chang<sup>1</sup>,<sup>1</sup>National Chiao Tung Univ., <sup>2</sup>National Nano Device Labs and <sup>3</sup>AIXTRON AG, Germany

**P10-6**  
Improvement in Read Endurance of Ferroelectric Gate Field-Effect Transistor Memory with an Intermediate Electrode  
D.K. Tran<sup>1</sup> and S. Horita<sup>1</sup>,<sup>1</sup>JAIST, Japan

**P10-7**  
A Novel Sensing Circuit for High Speed Synchronous MRAM  
H. Kim<sup>1</sup>, S. Lee<sup>1</sup>, S. Lee<sup>1</sup>, H. Shin<sup>1</sup> and D. Kim<sup>2</sup>,<sup>1</sup>Ewha Womans Univ. and <sup>2</sup>Kookmin Univ., Korea

**P10-8**  
Electrical Characterization Sub-micron MTJ Cells Using SPM  
S. Park<sup>1</sup>, J. Heo<sup>1</sup>, I. Chung<sup>1</sup> and T. Kim<sup>2</sup>,<sup>1</sup>SungKyunKwan Univ. and <sup>2</sup>Samsung Advanced Inst. of Technology, Korea

**P10-9**  
Highly Anisotropic and Corrosion-less PtMn Etching using Negative Ions in Pulse-Time-Modulated Chlorine Plasma  
S. Kumagai<sup>1</sup>, T. Shiraiwa<sup>2</sup> and S. Samukawa<sup>1</sup>,<sup>1</sup>Tohoku University and <sup>2</sup>Micro Systems Network Company, Sony Corporation, Japan

**P11**  
**SiGe/III-V/III-N Devices  
and Circuits for Wireless  
and Optical  
Communications**  
(4 Papers)

**P11-1**  
Balanced-type Peak Power Injection Amplifier for Simultaneous High Efficiency and Large Saturation Power  
K. Iyomasa<sup>1</sup>, M. Nakayama<sup>1</sup>, K. Horiguchi<sup>1</sup>, Y. Ikeda<sup>1</sup> and Y. Sakai<sup>1</sup>,<sup>1</sup>Mitsubishi Electric Corporation, Japan

**P11-2**  
Indium Content Dependence of Electron Velocity and Impact Ionization in InAlAs/InGaAs Metamorphic HEMTs  
H. Ono<sup>1</sup>, S. Taniguchi<sup>1</sup> and T. Suzuki<sup>1</sup>,<sup>1</sup>Sony Corporation and <sup>2</sup>AIST, Japan

**P11-3**  
Two-Step Electrode Self-Aligned Process of InP-based RTDs for Highly Integrated RTD/HEMT Circuits  
T. Ohki<sup>1</sup>, N. Okamoto<sup>1</sup>, T. Takahashi<sup>1</sup>, K. Makiyama<sup>1</sup>, K. Imanishi<sup>1</sup> and N. Hara<sup>1</sup>,<sup>1</sup>Fujitsu Labs Ltd., Japan

**P11-4**

The fabrication of enhancement-mode metamorphic InAlAs/InGaAs HEMT by Pt Schottky metal diffusion  
C.-K. Lin<sup>1</sup>, J.-C. Wu<sup>1</sup>, W.-K. Wang<sup>1</sup>, H.-C. Chiu<sup>1</sup> and Y.-J. Chan<sup>1</sup>, <sup>1</sup>National Central Univ., Taiwan

**P13****Organic Semiconductor Devices and Materials**

(6 Papers)

**P13-6**

Electrochemical Studies on a Self-Assembled Viologen Monolayer using Quartz Crystal Microbalance  
J.-Y. Ock<sup>1</sup>, H.-K. Shin<sup>1</sup>, D.-J. Qian<sup>2</sup>, J. Miyake<sup>2</sup> and Y.-S. Kwon<sup>1</sup>, <sup>1</sup>Dong-A Univ., Korea and <sup>2</sup>Tissue Engineering Research Center, AIST, Japan

**P12 System-Level Integration and Packaging Technologies**

(3 Papers)

**P13-1**

Characterization of hydrogen treated Pentacene OTFT  
S.-C. Suen<sup>1</sup>, W.-T. Whang<sup>2</sup> and J.-Y. Yang<sup>1</sup>, <sup>1</sup>National Nano Device Labs and <sup>2</sup>Inst. of Materials Science and Engineering, National Chiao-Tung Univ., Taiwan

**P14****Micro-Nano Electromechanical Devices for Bio- and Chemical Applications**

(4 Papers)

**P12-1**

Effect of High Resistivity Si Substrate on Antenna Transmission Gain for On-Chip Wireless Interconnects  
S. Watanabe<sup>1</sup>, A.B.M. Harun-ur Rashid<sup>1</sup> and T. Kikkawa<sup>1</sup>, <sup>1</sup>RCNS, Hiroshima Univ., Japan

**P13-2**

Thickness Dependent Device Operation of Sublimed Molecular Field-Effect Transistors  
S. Hoshino<sup>1</sup>, M. Yoshida<sup>1</sup>, S. Uemura<sup>1</sup>, T. Kodzasa<sup>1</sup>, T. Kamata<sup>1</sup> and K. Yase<sup>1</sup>, <sup>1</sup>AIST, Japan

**P14-1**

Incident Angle Effect on Deep MEMS Structure in Resist Spray Coating Technique  
V.K. Singh<sup>1</sup>, M. Sasaki<sup>1</sup> and K. Hane<sup>1</sup>, <sup>1</sup>Tohoku Univ., Japan

**P12-2**

Stacked  $\pi$ -type Equivalent Circuit Analysis of Ferromagnetic RF Integrated Inductor  
M. Yamaguchi<sup>1</sup>, S. Ikeda<sup>1</sup>, S. Bae<sup>1</sup>, S. Tanabe<sup>1</sup>, K. Sugawara<sup>2</sup> and A. Konrad<sup>3</sup>, <sup>1</sup>Tohoku Univ., <sup>2</sup>Mitsubishi Electric Co., Japan and <sup>3</sup>Univ. of Toronto, Canada

**P13-3**

A Study on Morphology and Electrical Properties of Dendrimer Complex with Pt Ions  
K.-H. Jung<sup>1</sup>, H.-K. Shin<sup>1</sup>, C. Kim<sup>1</sup> and Y.-S. Kwon<sup>1</sup>, <sup>1</sup>Dong-A Univ., Korea

**P14-2**

A High Resolution Hemoglobin Measurement Cell Integrated with Signal Processing Circuit  
T. Noda<sup>1</sup>, T. Hidekuni<sup>1</sup>, M. Ashiki<sup>1</sup>, H. Ebi<sup>2</sup>, K. Sawada<sup>1</sup> and M. Ishida<sup>1</sup>, <sup>1</sup>Toyohashi Univ. of Technology and <sup>2</sup>HORIBA Ltd., Japan

**P12-3**

A Study of ESD Protection under Pad Design for Copper-Low K VLSI Circuits  
J.-W. Lee<sup>1</sup>, A. Chao<sup>1</sup>, Y. Li<sup>1,2</sup> and H. Tang<sup>3</sup>, <sup>1</sup>National Nano Device Labs, <sup>2</sup>National Chiao Tung Univ. and <sup>3</sup>United Microelectronics Corporation, Taiwan

**P13-4**

High Resolution Periodical Structure Fabricated by Laser Machining in Photosensitive Polymers  
S. Shibata<sup>1</sup>, O. Sugihara<sup>2</sup>, N. Okamoto<sup>3</sup> and T. Kaino<sup>2</sup>, <sup>1</sup>Shizuoka Univ., <sup>2</sup>Tohoku Univ. and <sup>3</sup>Shizuoka Univ., NEDO, Japan

**P14-3**

Vertically Buckled Bridges for Three-Dimensional SOI-MEMS  
M. Sasaki<sup>1</sup>, D. Briand<sup>2</sup>, W. Noell<sup>2</sup> and N. de Rooij<sup>2</sup>, <sup>1</sup>Tohoku Univ. and <sup>2</sup>Univ. of Neuchatel, Japan

**P13-5**

Fabrication of a Photoelectrochemical Cell Using a Self-Assembled Monolayer of Tris(2,2'-bipyridine)ruthenium(II)-Viologen Linked Thiol on Multistructured Gold Nanoparticles  
N. Terasaki<sup>1</sup>, K. Otsuka<sup>2</sup>, T. Akiyama<sup>2</sup> and S. Yamada<sup>2</sup>, <sup>1</sup>AIST and <sup>2</sup>Kyushu Univ., Japan

**P14-4**

An Investigation on The Mechanism of EHD Phenomena in High Intensity and Asymmetric Electric Field  
S. Suzuki<sup>1</sup>, T. Nakasone<sup>1</sup> and K. Ishikawa<sup>1</sup>, <sup>1</sup>SEIKEI Univ., Japan

# Thursday, September 18

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>A-7: Advanced Silicon Devices and Device Physics</b> -High-k Technology II- (9:00-10:30) Chairs: K. Shibahara (Hiroshima Univ.) M. Ogawa (Kobe Univ.)</p>	<p><b>B-7: Silicon Process / Materials Technologies</b> -Metal Gate, Gate Oxide- (9:00-10:20) Chairs: T. Arikado (Selete) K. Suguro (Toshiba)</p>	<p><b>C-7: Organic Semiconductor Devices and Materials</b> -Organic Thin Film Transistor- (9:15-10:30) Chairs: T. Kamata (AIST) S. Shiratori (Keio Univ.)</p>	<p><b>D-7: New Materials and Characterization</b> -Carbon Nanotube Devices and Materials- (9:20-10:30) Chairs: Y. Awano (Fujitsu Labs.) Y. Ochiai (NEC)</p>	<p><b>E-7: Novel Devices, Physics, and Fabrication</b> -Novel Materials and Devices- (9:30-10:30) Chairs: Y. Kuwahara (Osaka Univ.) H. Yamaguchi (NTT)</p>	<p><b>F-7: Optoelectronic Devices and Photonic Crystal Devices</b> -Photonic Crystal Devices I- (9:00-10:30) Chair: N. Yokouchi (Furukawa Electric) T. Baba (Yokohama National Univ.)</p>	<p><b>G-7: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications</b> -III-V Devices &amp; Circuits- (9:00-10:30) Chairs: Y. Taten (Fujitsu Quantum Devices Limited) Yi-J. Chan (Natl. Central Univ.)</p>
<p><b>9:00 A-7-1 (Invited)</b> High-k/Oxynitride Gate Dielectric-Searching for Serendipitous Materials- M. Hiratani<sup>1</sup>, S. Saito<sup>1</sup>, Y. Shimamoto<sup>1</sup>, S. Tsujikawa<sup>1</sup>, Y. Matsui<sup>1</sup>, O. Tonomura<sup>1</sup>, K. Torii<sup>1</sup>, J. Yugami<sup>1</sup>, and S. Kimura<sup>1</sup>, <sup>1</sup>Hitachi, Ltd., Japan</p>	<p><b>9:00 B-7-1</b> Low TinV (<math>\leq 1.8</math> nm) Metal-Gated MOSFETs on SiO<sub>2</sub> Based Gate Dielectrics for High Performance Logic Applications V. Ku<sup>1</sup>, R. Amos<sup>1</sup>, A. Steegen<sup>1</sup>, C. Cabral, Jr.<sup>1</sup>, V. Narayanan<sup>1</sup>, P. Jamison<sup>1</sup>, P. Nguyen<sup>1</sup>, Y. Li<sup>1</sup>, M. Gribelyuk<sup>1</sup>, Y. Wang<sup>1</sup>, J. Cai<sup>1</sup>, A. Callegari<sup>1</sup>, F. McFeely<sup>1</sup>, F. Jamin<sup>1</sup>, K. Wong<sup>1</sup>, E. Wu<sup>1</sup>, A. Chou<sup>1</sup>, D. Boyd<sup>1</sup>, H. Ng<sup>1</sup>, M. Jeong<sup>1</sup>, C. Wann<sup>1</sup>, R. Jammy<sup>1</sup> and W. Haensch<sup>1</sup>, V. Ku<sup>1</sup>, R. Amos<sup>1</sup>, C. Cabral, Jr.<sup>1</sup>, V. Narayanan<sup>1</sup>, P. Jamison<sup>1</sup>, P. Nguyen<sup>1</sup>, Y. Li<sup>1</sup>, M. Gribelyuk<sup>1</sup>, Y. Wang<sup>1</sup>, J. Cai<sup>1</sup>, A. Callegari<sup>1</sup>, F. McFeely<sup>1</sup>, F. Jamin<sup>1</sup>, K. Wong<sup>1</sup>, E. Wu<sup>1</sup>, A. Chou<sup>1</sup>, D. Boyd<sup>1</sup>, H. Ng<sup>1</sup>, M. Jeong<sup>1</sup>, C. Wann<sup>1</sup>, R. Jammy<sup>1</sup>, and W. Haensch<sup>1</sup>, <sup>1</sup>IBM, USA</p>	<p><b>9:15 C-7-1 (Invited)</b> Towards Printed Organic Electronics; Semiconductor Materials Design for Plastic Transistors B.S. Ong<sup>1</sup>, <sup>1</sup>Xerox Research Centre of Canada, Canada</p>	<p><b>9:20 D-7-1</b> Characteristics of a Carbon Nanotube FET Analyzed as a Ballistic Nanowire FET Y. Kimura<sup>1</sup>, T. Shimizu<sup>1</sup> and K. Natori<sup>1,2</sup>, <sup>1</sup>Univ. of Tsukuba and <sup>2</sup>CREST-JST, Japan</p>	<p><b>9:20 E-7-1</b> Solid-electrolyte nanometer switch T. Sakamoto<sup>1,2</sup>, H. Sunamura<sup>1,2</sup>, H. Kawaura<sup>1,2</sup>, T. Hasegawa<sup>1,2</sup>, T. Nakayama<sup>1,2</sup> and M. Aono<sup>1,2,3</sup>, <sup>1</sup>Fundamental Research Labs., NEC Corp., <sup>2</sup>SORST, JST and <sup>3</sup>NIMS, Japan</p>	<p><b>9:00 F-7-1 (Invited)</b> 3D Photonic Crystal as a Novel Dielectric Material S. Kawakami<sup>1</sup>, T. Kawashima<sup>2</sup>, T. Sato<sup>1,2</sup>, T. Aoyama<sup>2</sup>, W. Ishikawa<sup>2</sup>, Y. Ohtera<sup>1</sup>, H. Ohkubo<sup>1</sup>, Kenta Miura<sup>1</sup>, and Y. Honma<sup>2</sup> <sup>1</sup>Tohoku Univ., <sup>2</sup>NICHE, <sup>3</sup>Photonic Lattice Inc., Japan</p>	<p><b>9:00 G-7-1</b> Over 65% Efficiency 300MHz Bandwidth C-Band Internally-Matched GaAs FET H. Ohtsuka<sup>1</sup>, K. Mori<sup>1</sup>, H. Yukawa<sup>1</sup>, H. Minamide<sup>1</sup>, Y. Kittaka<sup>1</sup>, T. Tsunoda<sup>1</sup>, S. Ogura<sup>1</sup> and T. Takagi<sup>1</sup>, <sup>1</sup>Mitsubishi Electric Corporation, Japan</p>
<p><b>9:30 A-7-2</b> Effect of Coulomb Scattering on Stress-Induced Mobility Degradation in nMOSFETs with HfAlO<sub>x</sub>/SiO<sub>2</sub> Dielectrics W. Mizubayashi<sup>1</sup>, N. Yasuda<sup>2</sup>, H. Hisamatsu<sup>2</sup>, H. Ota<sup>1</sup>, K. Tominaga<sup>2</sup>, K. Iwamoto<sup>2</sup>, K. Yamamoto<sup>2</sup>, T. Horikawa<sup>1</sup>, T. Nabatame<sup>2</sup> and A. Toriumi<sup>1,3</sup>, <sup>1</sup>MIRAI-ASRC, <sup>2</sup>MIRAI-ASET and <sup>3</sup>The Univ. of Tokyo, Japan</p>	<p><b>9:20 B-7-2</b> New Dual Metal Gate by Using WSix for nMOS and Pt-alloyed WSix for pMOS K. Matsuo<sup>1</sup>, O. Arisumi<sup>1</sup> and S. Kyoichi<sup>1</sup>, <sup>1</sup>Toshiba Corporation, Japan</p>	<p><b>9:45 C-7-2</b> Self-Alignment Organic Field-Effect Transistor using Back-Side Exposure Method T. Hyodo<sup>1</sup>, F. Morita<sup>1</sup>, S. Naka<sup>1</sup>, H. Okada<sup>1</sup> and H. Onnagawa<sup>1</sup> <sup>1</sup>Toyama Univ., Japan</p>	<p><b>9:40 D-7-2 (Invited)</b> Performance Estimation and Benchmarking for Carbon Nanotube FETs and Nanodiode Arrays H.-S.P. Wong<sup>1</sup>, G.S. Ditlow<sup>1</sup>, P.M. Solomon<sup>1</sup>, X. Wang<sup>2</sup>, <sup>1</sup>IBM Research, T.J. Watson Research Center, <sup>2</sup>IBM Microelectronics, SRDC</p>	<p><b>9:45 E-7-2</b> Piezoresistive Nanomechanical Cantilever based on InAs/AlGaSb Heterostructure L.F. Houlet<sup>1</sup>, H. Yamaguchi<sup>1</sup>, S. Miyashita<sup>2</sup> and Y. Hirayama<sup>1,3</sup>, <sup>1</sup>NTT Basic Research Labs, <sup>2</sup>NTT-AT and <sup>3</sup>CREST-JST, Japan</p>	<p><b>9:30 F-7-2</b> Coupled Waveguide Devices Based on Autocloned Photonic Crystals M. Shirane<sup>1</sup>, A. Gomyo<sup>1</sup>, K. Miura<sup>2</sup>, Y. Ohtera<sup>2</sup>, H. Yamada<sup>1</sup> and S. Kawakami<sup>2</sup>, <sup>1</sup>NEC Corporation and <sup>2</sup>Tohoku Univ., Japan</p>	<p><b>9:15 G-7-2</b> High-Performance InP HBTs with a Composite Collector K. Kurishima<sup>1</sup>, M. Ida<sup>1</sup>, K. Ishii<sup>1</sup> and N. Watanabe<sup>1</sup>, <sup>1</sup>NTT Photonics Labs, Japan</p>
<p><b>9:50 A-7-3</b> Influence of Dielectric Constant Distribution in Stacked Gate Dielectrics on Electron Mobility in Inversion Layers M. Ono<sup>1</sup>, T. Ishihara<sup>1</sup> and A. Nishiyama<sup>1</sup>, <sup>1</sup>Toshiba Corporation, Japan</p>	<p><b>9:40 B-7-3</b> Highly Selective Etching of Ta/TaNx Metal Electrode to Si<sub>3</sub>N<sub>4</sub> Gate Dielectric Employing SiCl<sub>4</sub>-NF<sub>3</sub> Gas Mixture Plasma H. Shimada<sup>1</sup> and K. Maruyama<sup>1</sup>, <sup>1</sup>SEIKO EPSON Corp., Japan</p>	<p><b>10:00 C-7-3</b> A Water-Soluble Photolithography Process and the Application to OTFT Fabrication C.K. Song<sup>1</sup> and K.H. Kim<sup>1</sup>, <sup>1</sup>DONG-A University, Korea</p>	<p><b>10:10 D-7-3</b> Ultra-low Energy Nitrogen-Irradiation for Improvement of Carbon Nanotube Channel Single Electron Transistor T. Kamimura<sup>1,4</sup>, K. Yamamoto<sup>2</sup> and K. Matsumoto<sup>3,4</sup>, <sup>1</sup>Univ. of Tsukuba, <sup>2</sup>AIST, <sup>3</sup>Osaka Univ. and <sup>4</sup>CREST/JST, Japan</p>	<p><b>10:00 E-7-3</b> InP hot electron transistors modulated by gate electrodes sandwiching emitter mesa K. Takeuchi<sup>1</sup>, H. Maeda<sup>1</sup>, R. Nakagawa<sup>1</sup>, Y. Miyamoto<sup>1,2</sup> and K. Furuya<sup>1,2</sup>, <sup>1</sup>Tokyo Inst. of Technology and <sup>2</sup>CREST-JST, Japan</p>	<p><b>9:45 F-7-3</b> Reflection Characteristics of Coupled Defect Waveguides in Photonic Crystals T. Katsuyama<sup>1,2</sup>, K. Hosomi<sup>1,2</sup>, T. Fukamachi<sup>1,2</sup> and Y. Arakawa<sup>1</sup>, <sup>1</sup>The Univ. of Tokyo, <sup>2</sup>Hitachi Ltd., Japan</p>	<p><b>9:30 G-7-3</b> A High Reliability and High Gain InP-HEMT with Composite Channel Structure S. Kurachi<sup>1</sup>, Y. Nonaka<sup>1</sup> and J. Nikaido<sup>1</sup>, <sup>1</sup>Fujitsu Quantum Devices Limited, Japan</p>

Room A	Room B	Room C
<b>10:10 A-7-4</b> Characterization of Soft Breakdown Effects for Post-deposition NH <sub>3</sub> Plasma Treated HfO <sub>2</sub> Gate Dielectrics J.-C. Wang <sup>1</sup> , D.-C. Shie <sup>1</sup> , T.-F. Lei <sup>1</sup> and C.-L. Lee <sup>1</sup> , <sup>1</sup> National Chiao Tung Univ., Taiwan	<b>10:00 B-7-4</b> High Quality Silicon Nitride Film Formed by Microwave-Excited Plasma Enhanced Chemical Vapor Deposition with Dual Gas Shower Head H. Tanaka <sup>1</sup> , C. Zhong <sup>2</sup> , Y. Hayakawa <sup>3</sup> , M. Hirayama <sup>3</sup> , A. Teramoto <sup>3</sup> , S. Sugawa <sup>1</sup> and T. Ohmi <sup>2</sup> , <sup>1</sup> Tohoku Univ. and <sup>2</sup> NICHE, Tohoku Univ., Japan	<b>10:15 C-7-4</b> Time-of-flight measurement for lateral carrier transport in organic thin films M. Kitamura <sup>1</sup> , T. Imada <sup>1</sup> , S. Kako <sup>1</sup> and Y. Arakawa <sup>1</sup> , <sup>1</sup> Univ. of Tokyo, Japan

Room D	Room E	Room F	Room G
	<b>10:15 E-7-4</b> Single-Electron Transistors with Large-Energy Binary States in a GaN Quantum Dot K. Kawasaki <sup>1,2</sup> , Y. Kitaichi <sup>1</sup> , M. Takeuchi <sup>2</sup> and Y. Aoyagi <sup>1,2</sup> , <sup>1</sup> Tokyo Inst. of Technology and <sup>2</sup> CREST-JST, Japan	<b>10:00 F-7-4</b> Enhancement of Cavity-Q in a Quasi-Three Dimensional Photonic Crystal Microcavity M. Ito <sup>1</sup> , S. Iwamoto <sup>1</sup> and Y. Arakawa <sup>1</sup> , <sup>1</sup> Univ. of Tokyo, Japan	<b>9:45 G-7-4</b> 75-GHz Optical Clock Divide-by-Two OEIC using InP HEMTs and Uni-Traveling-Carrier Photodiode K. Sano <sup>1</sup> , K. Murata <sup>1</sup> , H. Matsuzaki <sup>1</sup> , H. Kitabayashi <sup>1</sup> , T. Akeyoshi <sup>1</sup> , H. Ito <sup>1</sup> , T. Enoki <sup>1</sup> and H. Sugahara <sup>1</sup> , <sup>1</sup> NTT Photonics Labs, Japan
		<b>10:15 F-7-5</b> Proposal of a Novel Ring Waveguide Device of 2D Photonic Crystal Slab - The Transmittance Simulated by FDTD Analysis - K. Furuya <sup>1,2</sup> , N. Yamamoto <sup>1</sup> , Y. Watanabe <sup>1</sup> and K. Komori <sup>1,2</sup> , <sup>1</sup> AIST, and <sup>2</sup> CREST-JST, Japan	<b>10:00 G-7-5 (Invited)</b> High-Speed III-V/III-N HBT Devices and Circuits for ETDM Transmission beyond 80 Gbit/s R. Quay <sup>1</sup> , M. Schlechtweg <sup>1</sup> , A. Leuther <sup>1</sup> , M. Lang <sup>1</sup> , U. Nowotny <sup>1</sup> , O. Kappeler <sup>1</sup> , W. Benz <sup>1</sup> , M. Ludwig <sup>1</sup> , M. Leich <sup>1</sup> , R. Driad <sup>1</sup> , W. Bronner <sup>1</sup> , and G. Weimann <sup>1</sup> <sup>1</sup> Fraunhofer Institut für Angewandte Festkörperphysik

**Break**

<b>A-8: Advanced Silicon Devices and Device Physics</b> -Advanced CMOS Technology II- (10:45-12:05) Chairs: T. Eimori (Renesas) K. Goto (Fujitsu Labs.)	<b>B-8: Silicon Process / Materials Technologies</b> -Si Process-(10:45-12:05) Chairs: M. Hori (Nagoya Univ.) T. Horikawa (MIRAI-ASRC)	<b>C-8: Organic Semiconductor Devices and Materials</b> -Organic Optics- (10:45-12:00) Chais: K. Kudo (Chiba Univ.) C. Adachi (Chitose Inst. of Sci & Technol.)
<b>10:45 A-8-1</b> Schottky Barrier Height Reduction and Drive Current Improvement in Metal Source/Drain MOSFET with Strained-Si Channel A. Yagishita <sup>1</sup> , T.-J. King <sup>2</sup> and J. Bokor <sup>3</sup> , <sup>1</sup> Toshiba Corporation and <sup>2</sup> Univ. of California at Berkeley, USA	<b>10:45 B-8-1</b> Ni-salicyded Poly-Si/poly-SiGe Layered Gate Technology for 65nm-node CMOSFETs A. Muto <sup>1</sup> , H. Ohji <sup>1</sup> , T. Maeda <sup>1</sup> and K. Torii <sup>1</sup> , <sup>1</sup> SELETE, Japan	<b>10:45 C-8-1</b> Electric Field Induced Second Harmonic Generation from Vacuum Evaporated Metal-Phthalocyanine Film/Metal Electrode Interface C.-Q. Li <sup>1</sup> , T. Manaka <sup>1</sup> and M. Iwamoto <sup>1</sup> , <sup>1</sup> Tokyo Inst. of Technology, Japan

**Break**

<b>D-8: New Materials and Characterization</b> -High-k Dielectrics I- (10:45-11:25) Chairs: S. Miyazaki (Hiroshima Univ.) K. Torii (Selete)	<b>E-8: Novel Devices, Physics, and Fabrication</b> -Carbon Nanotubes- (10:45-12:00) Chairs: Y. Homma (NTT) F. Nihei (NEC)	<b>F-8: Optoelectronic Devices and Photonic Crystal Devices</b> -Photonic Crystal Devices II- (10:45-11:45) Chair: H. Yamada (NEC) T. Katsuyama (Univ. of Tokyo)	<b>G-8: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications</b> -SiGe Technologies- (10:45-11:45) Chairs: K. Washio (Hitachi) N. Suematsu (Mitsubishi Electric)
<b>10:45 D-8-1</b> Thermal Instability of Poly-Si Gate Al <sub>2</sub> O <sub>3</sub> MOSFETs W. Kim <sup>1</sup> , T. Kawahara <sup>1</sup> , H. Itoh <sup>1</sup> , A. Horiuchi <sup>1</sup> , A. Muto <sup>1</sup> , T. Maeda <sup>1</sup> , R. Mitsuhashi <sup>1</sup> , K. Torii <sup>1</sup> and H. Kitajima <sup>1</sup> , <sup>1</sup> SELETE, Japan	<b>10:45 E-8-1 (Invited)</b> Carbon Nanotube SPM Probe Fabricated by NanoEngineering S. Akita <sup>1</sup> , and Y. Nakayama <sup>1,2</sup> , <sup>1</sup> Osaka Pref. Univ., <sup>2</sup> Osaka Univ., Japan	<b>10:45 F-8-1 (Invited)</b> Semiconductor Photonic Crystal Devices T. Baba <sup>1</sup> , <sup>1</sup> Yokohama National Univ., Japan	<b>10:45 G-8-1 (Invited)</b> High-Performance, Low-Cost SiGe:C BiCMOS Technology B. Tillack <sup>1</sup> , D. Knoll <sup>1</sup> , B. Heinemann <sup>1</sup> , K.-E. Ewald <sup>1</sup> , H. Rucker <sup>1</sup> , R. Barth <sup>1</sup> , J. Bauer <sup>1</sup> , K. Blum <sup>1</sup> , D. Bolze <sup>1</sup> , J. Borngreber <sup>1</sup> , J. Drews <sup>1</sup> , G. Fischer <sup>1</sup> , A. Fox <sup>1</sup> , F. Fuernhammer <sup>1</sup> , O. Fursenko <sup>1</sup> , T. Grabolla <sup>1</sup> , U. Haak <sup>1</sup> , W. Hoppner <sup>1</sup> , K. Kopke <sup>1</sup> , D. Kruger <sup>1</sup> , B. Kuck <sup>1</sup> , R. Kurps <sup>1</sup> , M. Marschmeyer <sup>1</sup> , H. H. Richter <sup>1</sup> , D. Schmidt <sup>1</sup> , P. Schley <sup>1</sup> , R. Scholz <sup>1</sup> , W. Winkler <sup>1</sup> , D. Wolansky <sup>1</sup> , H.-E. Wulf <sup>1</sup> , Y. Yamamoto <sup>1</sup> and P. Zaumseil <sup>1</sup> , <sup>1</sup> IHP

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>11:05 A-8-2</b> Experimental Evidence of Gate-Induced Schottky Barrier Height Lowering Due to Image Force in Gated Schottky Diodes A. Kinoshita<sup>1</sup>, K. Uchida<sup>1</sup> and J. Koga<sup>1</sup>, <sup>1</sup><i>Advanced LSI Technology Lab., Toshiba Corp., Japan</i></p>	<p><b>11:05 B-8-2</b> Pre-amorphization and co-implantation suitability for advanced PMOS devices integration R. Surdeanu<sup>1</sup>, B. Pawlak<sup>1</sup>, R. Lindsay<sup>2</sup>, M. van Dal<sup>1</sup>, G. Doornbos<sup>1</sup>, C. Dachs<sup>1</sup>, Y. Ponomarev<sup>1</sup>, J.J. Loo<sup>1</sup>, K. Henson<sup>2</sup>, M. Verheijen<sup>3</sup>, M. Kaiser<sup>1</sup>, X. Pages<sup>1</sup>, M. Jurczak<sup>2</sup> and P. Stolk<sup>1</sup>, <sup>1</sup><i>Philips Research Leuven</i>, <sup>2</sup><i>IMEC</i>, <sup>3</sup><i>Philips Research Labs and <sup>4</sup>ASM International, Eindhoven, Belgium</i></p>	<p><b>11:00 C-8-2</b> Conversion Between Three And Two Dimensional Optical Waves In Attenuated Total Reflection Kretschmann Configuration With Nanostructured Langmuir-Blodgett Films F. Kaneko<sup>1</sup>, K. Wakui<sup>1</sup>, H. Hatakeyama<sup>1</sup>, S. Toyoshima<sup>1</sup>, K. Shinbo<sup>1</sup>, K. Kato<sup>1</sup>, T. Kawakami<sup>1</sup>, Y. Ohdaira<sup>1</sup> and T. Wakamatsu<sup>2</sup>, <sup>1</sup><i>Niigata Univ. and <sup>2</sup>Ibaraki National College of Tech., Japan</i></p>	<p><b>11:05 D-8-2</b> W/HF<sub>2</sub> gate stacks with T<sub>inv</sub>~1.2nm and low charge trapping A. Callegari<sup>1</sup>, P. Jamison<sup>1</sup>, B.H. Lee<sup>2</sup>, D. Neumayer<sup>1</sup>, V. Narayanan<sup>1</sup>, S. Zafar<sup>1</sup>, E. Gousev<sup>1</sup>, C.D. Emic<sup>1</sup>, D. Lacey<sup>1</sup>, M. Gribelyuk<sup>2</sup>, C. Cabral<sup>1</sup>, A. Steegen<sup>2</sup>, V. Ku<sup>2</sup>, R. Amos<sup>2</sup>, Y. Li<sup>3</sup>, P. Nguyen<sup>3</sup>, F.Mc. Feely<sup>1</sup>, G. Singco<sup>1</sup>, J. Cai<sup>1</sup>, S-H Ku<sup>2</sup>, Y.Y. Wang<sup>2</sup>, C. Wajda<sup>1</sup>, D. O'Meara<sup>1</sup>, H. Shinriki<sup>1</sup>, and T. Takahashi<sup>3</sup>, <sup>1</sup><i>IBM, SRDC</i>, <sup>2</sup><i>IBM T. J. Watson Research Center, and <sup>3</sup>Tokyo Electron America</i></p>	<p><b>11:15 E-8-2</b> Top-Gate Carbon-Nanotube Field-Effect Transistors with Very High Intrinsic Transconductance F. Nihey<sup>1,3</sup>, H. Hongo<sup>1,3</sup>, Y. Ochiai<sup>1,3</sup>, M. Yudasaka<sup>1,2</sup> and S. Iijima<sup>1,2,3,4</sup>, <sup>1</sup><i>NEC Corporation, <sup>2</sup>IST, <sup>3</sup>Japan Fine Ceramics Center, <sup>4</sup>AIST and <sup>5</sup>Meijo Univ., Japan</i></p>	<p><b>11:15 F-8-2</b> Ultraviolet Second Harmonic Generation and Sum-Frequency Mixing in Nonlinear-Optical Polymer Photonic-Crystal Waveguides S. Inoue<sup>1</sup>, K. Kajikawa<sup>1</sup> and Y. Aoyagi<sup>1</sup>, <sup>1</sup><i>Tokyo Inst. of Technology, Japan</i></p>	<p><b>11:15 G-8-2</b> Base Current Control in Low V<sub>BE</sub> Operated SiGeC Heterojunction Bipolar Transistors Using SiGe-cap Structure and High Carbon Content Base T. Saitoh<sup>1</sup>, T. Kawashima<sup>1</sup>, Y. Kanzawa<sup>1</sup>, J. S. Iwanaga<sup>1</sup>, K. Idota<sup>1</sup>, T. Takagi<sup>1</sup>, T. Ohnishi<sup>1</sup>, K. Yuki<sup>1</sup>, T. Sano<sup>1</sup> and S. Sawada<sup>1</sup>, <sup>1</sup><i>Matsushita Electric Industrial Co., Ltd., Japan</i></p>
<p><b>11:25 A-8-3</b> Intelligent BSIM4 Model Parameter Extraction for Sub-100 nm MOSFETs era Y. Li<sup>1,2</sup> and Y.-Y. Cho<sup>1</sup>, <sup>1</sup><i>National Nano Device Labs, Taiwan and <sup>2</sup>National Chiao Tung Univ., Taiwan</i></p>	<p><b>11:25 B-8-3</b> Kinetics of Boron Activation by Flash Lamp Annealing K. Yamashita<sup>1</sup>, M. Noguchi<sup>1</sup>, H. Nishimori<sup>1</sup>, T. Ida<sup>1</sup>, M. Yoshioka<sup>1</sup>, T. Kusuda<sup>1</sup>, T. Arikado<sup>1</sup> and K. Okumura<sup>1</sup>, <sup>1</sup><i>SELETE, <sup>2</sup>Ushio Inc, <sup>3</sup>Dainippon Screen MFG. Co. Ltd. and <sup>4</sup>Univ. of Tokyo, Japan</i></p>	<p><b>11:15 C-8-3</b> Low-birefringent slab waveguide fabricated with hot-embossing for sol-gel derived phenyl-methyl silsesquioxane films K. Hasui<sup>1,2</sup>, M. Tomiki<sup>1</sup> and N. Okamoto<sup>1</sup>, <sup>1</sup><i>Shizuoka Univ., <sup>2</sup>Corning Japan K.K, Japan</i></p>		<p><b>11:30 E-8-3</b> Fabrication of Two-Dimensional Carbon Nanostructures Using Radio-Frequency Plasma-Enhanced Chemical Vapor Deposition M. Hiramatsu<sup>1</sup>, K. Shiji<sup>1</sup>, H. Amano<sup>1</sup>, Y. Ando<sup>1</sup> and M. Hori<sup>2</sup>, <sup>1</sup><i>Meijo Univ. and <sup>2</sup>Nagoya Univ., Japan</i></p>	<p><b>11:30 F-8-3</b> Enhanced Light Extraction Efficiency of GaN-Based Blue LED Using Extended-Pitch Surface Photonic Crystal K. Orita, S. Tamura, T. Takizawa, T. Ueda, M. Yuri, S. Takigawa and D. Ueda, <i>Matsushita Electric Industrial Co., Ltd, Japan</i></p>	<p><b>11:30 G-8-3</b> A Low Power SiGe Micromixer for 2.4/5.2/5.7 GHz Multi-band WLAN Applications C.-Y. Wang<sup>1</sup>, H.-W. Chiu<sup>1</sup>, H.-C. Chen<sup>1</sup>, S.-S. Lu<sup>1</sup> and C.-C. Meng<sup>1</sup>, <sup>1</sup><i>National Taiwan University, Taiwan</i></p>
<p><b>11:45 A-8-4</b> 0.13<math>\mu</math>m Low-K/Cu Logic CMOS Based Technology for High Performance Analog Devices J.-C. Guo<sup>1</sup>, W.Y. Lien<sup>2</sup>, T.L. Tsai<sup>2</sup>, S.M. Chen<sup>2</sup>, C.M. Wu<sup>2</sup>, Y.C. Sun<sup>2</sup> and P. Yang<sup>2</sup>, <sup>1</sup><i>National Chiao Tung Univ. and <sup>2</sup>Taiwan Semiconductor Manufacturing Corp., Taiwan</i></p>	<p><b>11:45 B-8-4</b> High-Speed Damage-Free Contact Hole Etching using Dual Shower Head Microwave-Excited High-Density Plasma Equipment T. Goto<sup>1</sup>, H. Yamauchi<sup>1</sup>, T. Kato<sup>1</sup>, A. Teramoto<sup>1</sup>, M. Hirayama<sup>1</sup>, S. Sugawa<sup>2</sup> and T. Ohmi<sup>1</sup>, <sup>1</sup><i>Tohoku Univ. and <sup>2</sup>NICHE, Tohoku Univ., Japan</i></p>	<p><b>11:30 C-8-4</b> Waterproof Anti-reflection films fabricated by layer-by-layer adsorption process S. Fujita<sup>1</sup> and S. Shiratori<sup>1</sup>, <sup>1</sup><i>Keio Univ., Japan</i></p>		<p><b>11:45 E-8-4</b> Control of Electrical Property in Multi-Wall Carbon Nanotube using Electrical Breakdown N. Aoki<sup>1</sup>, K. Miyamoto<sup>1</sup>, N. Oguri<sup>1</sup>, T. Sasaki<sup>1</sup>, K. Ishibashi<sup>2</sup> and Y. Ochiai<sup>1</sup>, <sup>1</sup><i>Chiba Univ., <sup>2</sup>RIKEN, Japan</i></p>		
		<p><b>11:45 C-8-5</b> Optical Waveguide Characterization of Some Pyroelectric Polymer Thin Films G.K. Tiwari<sup>1</sup>, H.V. Tiwary, <sup>1</sup><i>Ravishankar Shukla Univ., India</i></p>				

Lunch

Lunch

Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>A-9: Advanced Silicon Devices and Device Physics</b> -Electron Mobility Characteristics- (13:30-14:50) Chairs: S. Inaba (Toshiba) N. Sugii (Hitachi)</p>	<p><b>B-9: Silicon-on-Insulator Technologies</b> -SOI Low Power Applications- (13:30-14:40) Chairs: K. Ino (Toshiba) T. Ipposhi (Renesas)</p>	<p><b>C-9: Organic Semiconductor Devices and Materials</b> -Molecular Devices and Materials- (13:30-14:45) Chairs: M. Iwamoto (Tokyo Inst. of Technol.) A. Sugimura (Osaka Sangyo Univ.)</p>	<p><b>D-9: New Materials and Characterization</b> -High-k Dielectrics II- (13:30-14:30) Chairs: T. Nabatame (ASET) Y. Sugita (Fujitsu)</p>	<p><b>E-9: Novel Devices, Physics, and Fabrication</b> -Si Nanowire and Dots- (13:30-14:30) Chairs: Y. Miyamoto (Tokyo Inst. of Technol.) S. Miyazaki (Hiroshima Univ.)</p>	<p><b>F-9: Optoelectronic Devices and Photonic Crystal Devices</b> -Ultrafast Photonic Devices- (13:30-14:45) Chairs: N. Suzuki (Toshiba) S. Arahira (Oki Electric)</p>	<p><b>G-9: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications</b> -GaN Devices- (13:30-14:45) Chairs: M. Kuzuhara (NEC) Y. Ohno (Tokushima Univ.)</p>
<p><b>13:30 A-9-1</b> Re-Examination on the Universality of Si-MOS Inversion Layer Mobility H. Irie<sup>1</sup>, K. Kita<sup>2</sup>, K. Kyuno<sup>3</sup>, S. Takagi<sup>4</sup>, K. Takasaki<sup>5</sup>, M. Kubota<sup>6</sup>, S. Saito<sup>7</sup>, S. Nishikawa<sup>8</sup> and A. Toriumi<sup>1</sup>, <sup>1</sup>The Univ. of Tokyo and <sup>2</sup>STARC, Japan</p>	<p><b>13:30 B-9-1 (Invited)</b> Ultralow-power CMOS/SOI Circuit Technology for Ubiquitous Communications Y. Kado<sup>1</sup>, Y. Matsuya<sup>1</sup>, S. Mutoh<sup>1</sup>, J. Terada<sup>1</sup>, H. Morisawa<sup>1</sup>, Y. Sato<sup>1</sup>, T. Douseki<sup>1</sup> and H. Kyuragi<sup>1</sup>, <sup>1</sup>NTT Microsystem Integration Labs, Japan</p>	<p><b>13:30 C-9-1 (Invited)</b> Potential Profile and Opto-Electronic Properties at Nano Interface of Conducting Polymer and Metals K. Kaneto<sup>1</sup> and W. Takashima<sup>1</sup>, <sup>1</sup>Kyushu Inst. of Technology, Japan</p>	<p><b>13:30 D-9-1</b> Separate and Independent Control of Interfacial Band Alignments and Dielectric Constants in Transition Metal-Rare Earth Oxides G. Lucovsky<sup>1</sup>, Y. Zhang<sup>1</sup>, J.L. Whitten<sup>2</sup>, D.G. Schlom<sup>2</sup> and J.L. Freeouf<sup>3</sup>, <sup>1</sup>North Carolina State Univ., <sup>2</sup>Pennsylvania State Univ. and <sup>3</sup>Oregon Graduate Inst., USA</p>	<p><b>13:30 E-9-1</b> Multiple-Step Electron Charging in Si Quantum-Dot Floating Gate nMOSFETs M. Ikeda<sup>1</sup>, Y. Shimizu<sup>1</sup>, T. Shibaguchi<sup>1</sup>, H. Murakami<sup>1</sup> and S. Miyazaki<sup>1</sup>, <sup>1</sup>Hiroshima Univ., Japan</p>	<p><b>13:30 F-9-1 (Invited)</b> SOA-Based Functional Devices for Future Optical Networks M. L. Nielsen<sup>1</sup>, J. D. Buron<sup>1</sup>, M. Nord<sup>2</sup>, and M. N. Petersen<sup>1</sup>, <sup>1</sup>Research Center COM, Technical Univ. of Denmark, Denmark</p>	<p><b>13:30 G-9-1 (Invited)</b> GaN-based microwave power devices: A survey on the activities in Europe J. Würfl<sup>1</sup>, <sup>1</sup>Ferdinand-Braun-Institut für Hochstfrequenztechnik, Germany</p>
<p><b>13:50 A-9-2</b> Channel direction impact of (110) surface Si substrate on performance improvement in sub-100 nm MOSFETs H. Nakamura<sup>1</sup>, T. Ezaki<sup>1</sup>, T. Iwamoto<sup>1</sup>, M. Togo<sup>1</sup>, N. Ikarashi<sup>1</sup>, M. Hane<sup>1</sup> and T. Yamamoto<sup>1</sup>, <sup>1</sup>NEC Corporation, Japan</p>	<p><b>14:00 B-9-2</b> On the Performance Advantage of undoped ultra thin-film FD-SOI MOSFETs H. Matsuhashi<sup>1</sup>, T. Okamura<sup>1</sup>, T. Douseki<sup>2</sup>, N. Miura<sup>1</sup>, T. Chiba<sup>1</sup> and S. Baba<sup>1</sup>, <sup>1</sup>OKI Electric Industry co., Ltd., and <sup>2</sup>NTT Microsystem Integration Labs, Japan</p>	<p><b>14:00 C-9-2</b> Effects of different materials use for internal floating electrode on the photovoltaic properties of tandem type organic solar cell K. Triyana<sup>1</sup>, T. Yasuda<sup>1</sup>, K. Fujita<sup>1</sup> and T. Tsutsui<sup>1</sup>, <sup>1</sup>Kyushu Univ., Japan</p>	<p><b>13:50 D-9-2</b> Chemical Structures of HfO<sub>2</sub>/Si Interfacial Transition Layer H. Nohira<sup>1</sup>, Y. Takata<sup>1</sup>, K. Kobayashi<sup>1</sup>, M.B. Seman<sup>1</sup>, S. Joumori<sup>1</sup>, K. Nakajima<sup>1</sup>, M. Suzuki<sup>1</sup>, K. Kimura<sup>1</sup>, Y. Sugita<sup>1</sup>, O. Nakatsuka<sup>1</sup>, A. Sakai<sup>2</sup>, S. Zaima<sup>3</sup>, T. Ishikawa<sup>4</sup>, S. Shin<sup>5</sup> and T. Hattori<sup>1</sup>, <sup>1</sup>Musashi Inst. of Technology, <sup>2</sup>RIKEN, <sup>3</sup>JASRI, <sup>4</sup>Kyoto Univ., <sup>5</sup>Fujitsu Ltd. and <sup>6</sup>Nagoya Univ., Japan</p>	<p><b>13:45 E-9-2</b> Hybrid Silicon Nanocrystal Silicon Nitride Memory R. Steimle<sup>1</sup>, R. Rao<sup>1</sup>, B. Hradsky<sup>1</sup>, R. Muralidhar<sup>1</sup>, M. Sudd<sup>1</sup>, M. Ramon<sup>1</sup>, S. Straub<sup>1</sup>, S. Bagchi<sup>1</sup>, X.-D. Wang<sup>1</sup>, J. Hooker<sup>1</sup> and B. White<sup>1</sup>, <sup>1</sup>Motorola SPS, USA</p>	<p><b>14:00 F-9-2</b> 100-Gbit/s Full-Rate Operation of PD-EAM Optical Gate for Retiming Function T. Yoshimatsu, S. Kodama, K. Yoshino and H. Ito, <sup>1</sup>NTT Photonics Labs, NTT Corporation, Japan</p>	<p><b>14:00 G-9-2</b> Gate Direction of AlGaIn/GaN MODFET's with Low Temperature Coefficient of Threshold Voltage H. Ishida<sup>1</sup>, T. Murata<sup>1</sup>, T. Matsuno<sup>1</sup>, Y. Ikeda<sup>1</sup>, Y. Hirose<sup>1</sup>, Y. Uemoto<sup>1</sup> and T. Tanaka<sup>1</sup>, <sup>1</sup>Matsushita Electric Industrial Co., Ltd., Japan</p>
<p><b>14:10 A-9-3</b> Characterization of Plasma Nitridation Impact on Lateral Extension Profile in 50nm N-MOSFET by Scanning Tunneling Microscopy H. Fukutome<sup>1</sup>, T. Saiki<sup>2</sup>, M. Hori<sup>2</sup>, T. Tanaka<sup>2</sup>, R. Nakamura<sup>2</sup> and H. Arimoto<sup>2</sup>, <sup>1</sup>Fujitsu Labs Ltd. and <sup>2</sup>Fujitsu Limited, Japan</p>	<p><b>14:20 B-9-3</b> A 0.5-V Noise-Shaping A/D Converter Using Low-Threshold FD-SOI Transistors Y. Matsuya<sup>1</sup> and T. Douseki<sup>1</sup>, <sup>1</sup>NTT Microsystem Integration Labs, Japan</p>	<p><b>14:15 C-9-3</b> Photoinduced Gate Operation and Temperature Dependence in the Coulomb staircase of Organic Single Electron Tunneling Junctions Y. Noguchi<sup>1</sup>, T. Manaka<sup>1</sup> and M. Iwamoto<sup>1</sup>, <sup>1</sup>Tokyo Inst. of Technology, Japan</p>	<p><b>14:10 D-9-3</b> Pulsed-source MOCVD HfO<sub>2</sub> ultrathin film growth optimized by <i>in situ</i> ellipsometry monitoring Y. Tsuchiya<sup>1</sup>, M. Endoh<sup>1</sup> and S. Oda<sup>1</sup>, <sup>1</sup>Tokyo Inst. of Technology, Japan</p>	<p><b>14:00 E-9-3</b> Monte-Carlo Simulation of Single-Electron Nanocrystal Memories J.S. Sim<sup>1</sup>, J. Kong<sup>1</sup>, J.D. Lee<sup>1</sup> and B.-G. Park<sup>1</sup>, <sup>1</sup>Seoul National Univ., Korea</p>	<p><b>14:15 F-9-3</b> Semiconductor Dispersion Compensators Based on Asymmetric Coupled Waveguides Y. Lee<sup>1</sup>, T. Shiota<sup>1</sup>, A. Takei<sup>1</sup>, T. Taniguchi<sup>1</sup> and H. Uchiyama<sup>1</sup>, <sup>1</sup>Central Research Lab, Hitachi, Ltd., Japan</p>	<p><b>14:15 G-9-3</b> AlGaIn/GaN Power HEMT Using Advanced Ohmic Structure with Recessed Ohmic Technique M. Kanamura<sup>1</sup>, T. Kikkawa<sup>1</sup>, N. Adachi<sup>2</sup>, T. Kimura<sup>1</sup>, S. Yokokawa<sup>2</sup>, M. Nagahara<sup>2</sup>, N. Hara<sup>1</sup> and K. Joshin<sup>1</sup>, <sup>1</sup>Fujitsu Labs Ltd. and <sup>2</sup>Fujitsu Quantum Devices Ltd., Japan</p>
<p><b>14:30 A-9-4</b> High Performance Strained Si/SiGe N-channel MOSFETs: Impact of Alloy Composition and Layer Architecture S. Olsen<sup>1</sup>, L. Driscoll<sup>1</sup>, K. Kwa<sup>1</sup>, S. Chattopadhyay<sup>1</sup> and A. O'Neill<sup>1</sup>, <sup>1</sup>Univ. of Newcastle, UK</p>		<p><b>14:30 C-9-4</b> Thin film transistors with oriented copper phthalocyanine micro-crystals fabricated by physical vapor deposition under DC electric field M. Sakai<sup>1</sup>, M. Iizuka<sup>1</sup>, M. Nakamura<sup>1</sup> and K. Kudo<sup>1</sup>, <sup>1</sup>Chiba Univ., Japan</p>		<p><b>14:15 E-9-4</b> Growth of Si Nanowire Using Metal-Induced Lateral Crystallization K. Makhira<sup>1</sup> and T. Asano<sup>1</sup>, <sup>1</sup>Kyushu Inst. of Technology, Japan</p>	<p><b>14:30 F-9-4</b> Linear and Nonlinear Femtosecond Pulse Propagation through a Quantum Nano-Structure Optical Waveguide Observed with XFROG Spectroscopy N. Tsurumachi<sup>1,2</sup>, N. Watanabe<sup>1</sup>, K. Hikosaka<sup>1,2</sup>, X.-L. Wang<sup>1,2</sup>, K. Komori<sup>1,2</sup>, T. Hattori<sup>1</sup> and M. Ogura<sup>1,2</sup>, <sup>1</sup>AIST, <sup>2</sup>CREST-JST and <sup>3</sup>Univ. of Tsukuba, Japan</p>	

Break

Break



Room A	Room B	Room C	Room D	Room E	Room F	Room G
<p><b>A-10: Advanced Silicon Devices and Device Physics</b> -Poly-Si Device and Sensor- (15:00-16:00) Chairs: N. Sugii (Hitachi) T. Eimori (Renesas)</p>	<p><b>B-10: Silicon-on-Insulator Technologies</b> -SOI CMOS Technologies- (15:00-16:30) Chairs: Y. Kado (NTT) M. Terauchi (Hiroshima City Univ.)</p>	<p><b>C-10: Organic Semiconductor Devices and Materials</b> -Electroluminescent Devices and Materials- (15:00-16:00) Chairs: Y. Ohmori (Osaka Univ.) K. Kaneto (Kyushu Inst. of Technol.)</p>	<p><b>D-10: New Materials and Characterization</b> -High-k Dielectrics III- (15:00-16:20) Chairs: M. Hiratani (Hitachi) H. Watanabe (NEC)</p>	<p><b>E-10: Novel Devices, Physics, and Fabrication</b> -Quantum Computing Devices- (15:00-16:15) Chairs: K. Ishibashi (RIKEN) Y. Pashkin (NEC)</p>	<p><b>F-10: Optoelectronic Devices and Photonic Crystal Devices</b> -New Photonic Materials- (15:00-16:00) Chair: O. Wada (Kobe Univ.) T. Mizumoto (Tokyo Inst. of Technol.)</p>	<p><b>G-10: SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications</b> -High Voltage Devices- (15:00-16:00) Chairs: K. Morizuka (Toshiba) T. Enoki (NTT)</p>
<p><b>15:00 A-10-1</b> High Performance Poly-Si Device with Thin Gate Oxide Film Grown by Plasma Oxidation Technology F. Imaizumi<sup>1</sup>, T. Hayashi<sup>1</sup>, K. Ishii<sup>2</sup>, A. Teramoto<sup>3</sup>, M. Hirayama<sup>4</sup>, S. Sugawa<sup>2</sup> and T. Ohmi<sup>1</sup>, <sup>1</sup>NICHE, Tohoku Univ. and <sup>2</sup>Tohoku Univ., Japan</p>	<p><b>15:00 B-10-1 (Invited)</b> Quality Comparison of Commercial Silicon-on-Insulator Wafers by Photoluminescence M. Tajima<sup>1</sup>, <sup>1</sup>Inst. of Space and Astronautical Science</p>	<p><b>15:00 C-10-1</b> Analysis of a charged bio molecular particle passing through semi conductive ion channel on biological membrane H. Hirayama<sup>1</sup>, <sup>1</sup>Asahikawa medical college, Japan</p>	<p><b>15:00 D-10-1</b> Molecular Dynamic Simulation on the Crystallization of HfO<sub>2</sub>, Hf-aluminate, and Hf-silicate Y. Kosaka<sup>1</sup>, T. Yamasaki<sup>1</sup> and C. Kaneta<sup>2</sup>, <sup>1</sup>Fujitsu Labs Limited<sup>2</sup>, Japan</p>	<p><b>15:00 E-10-1 (Invited)</b> Quantum Oscillations in Two Coupled Charge Qubits Y. Pashkin<sup>1</sup>, T. Yamamoto<sup>1,2</sup>, O. Astafiev<sup>1</sup>, Y. Nakamura<sup>1,2</sup>, D. Averin<sup>1</sup>, and J.-S. Tsai<sup>1,2</sup>, <sup>1</sup>RIKEN, <sup>2</sup>NEC Corporation, <sup>3</sup>State Univ. of New York, USA</p>	<p><b>15:00 F-10-1</b> Intersubband Transition Based on a Novel II-VI Quantum Well Structure for Ultrafast All-optical Switching R. Akimoto<sup>1</sup>, B. Li<sup>1</sup>, F. Sasaki<sup>1</sup> and T. Hasama<sup>1</sup>, <sup>1</sup>AIST, Photonics Research Inst., Japan</p>	<p><b>15:00 G-10-1 (Invited)</b> Development of AlGaIn/GaN power HFET for the application of an inverter circuit S. Yoshida<sup>1</sup>, <sup>1</sup>Yokohama R&amp;D Labs, The Furukawa Electric Co., Ltd., Japan</p>
<p><b>15:20 A-10-2</b> A Novel High Performance Power MOSFET with Split Well and Split Poly Structure F.-T. Chien<sup>1</sup>, K.-W. Tu<sup>2</sup>, S.-T. Su<sup>1</sup>, C.-L. Cheng<sup>1</sup>, J.-H. Dung<sup>1</sup>, C.-Y. Kung<sup>2</sup> and Y.-C. Huang<sup>2</sup>, <sup>1</sup>Feng Chia Univ., <sup>2</sup>Chung Hsing Univ. and <sup>3</sup>R&amp;D Dept., Chino-Excel Technology Corp., Taiwan</p>	<p><b>15:30 B-10-2</b> Low-Noise and High-Frequency 0.10μm body-tied SOI-CMOS Technology with High-Resistivity Substrate for Low-Power 10Gbps Network LSI T. Iwamatsu<sup>1</sup>, M. Tujiuchi<sup>1</sup>, Y. Hirano<sup>1</sup>, T. Matsumoto<sup>1</sup>, H. Takashino<sup>1</sup>, T. Ikeda<sup>1</sup>, T. Yoshimura<sup>2</sup>, D. Chen<sup>2</sup>, T. Oka<sup>2</sup>, H. Kondoh<sup>2</sup>, T. Ipposhi<sup>1</sup>, S. Maegawa<sup>1</sup>, Y. Inoue<sup>1</sup>, M. Inuishi<sup>1</sup> and Y. Ohji<sup>1</sup>, <sup>1</sup>Renesas Technology Corp and <sup>2</sup>Mitsubishi Electric Corporation, Japan</p>	<p><b>15:15 C-10-2</b> Fabrication and Characteristics of Increased Efficiency of Layered Polymeric Electroluminescent Diodes Y. Hino<sup>1</sup>, M. Yamazaki<sup>1</sup>, H. Kajii<sup>1</sup> and Y. Ohmori<sup>1</sup>, <sup>1</sup>Osaka Univ, CRCast, Japan</p>	<p><b>15:20 D-10-2</b> Theoretical Analysis of Oxygen Diffusion in monoclinic HfO<sub>2</sub> M. Ikeda<sup>1</sup>, G. Kresse<sup>2</sup>, T. Nabatame<sup>1</sup> and A. Toriumi<sup>1,4</sup>, <sup>1</sup>MIRAI ASET, <sup>2</sup>Universitaet Wien, <sup>3</sup>MIRAI AIST and <sup>4</sup>Univ. of Tokyo, Japan</p>	<p><b>15:30 E-10-2</b> Measurement of Two-Qubit States detected by Quantum Point Contacts T. Tanamoto<sup>1</sup> and H. Xuedong<sup>2</sup>, <sup>1</sup>Toshiba Corporation and <sup>2</sup>Univ. at Buffalo, SUNY, USA, Japan</p>	<p><b>15:15 F-10-2</b> Control of In.Ga<sub>1-x</sub>As Capping Layer Induced Optical Polarization in Edge-Emitting Photoluminescence of InAs Quantum Dots J. Pachamuthu<sup>1</sup>, H. Tanaka<sup>1</sup>, T. Kita<sup>1</sup>, O. Wada<sup>1</sup>, H. Ebe<sup>2</sup>, M. Sugawara<sup>2</sup>, J. Tatebayashi<sup>2</sup>, Y. Arakawa<sup>2</sup>, Y. Nakata<sup>2</sup> and T. Akiyama<sup>2</sup>, <sup>1</sup>Kobe Univ., <sup>2</sup>Research Centre for Advanced Science and Technology, Univ. of Tokyo and <sup>3</sup>Fujitsu Labs Ltd., Japan</p>	<p><b>15:30 G-10-2</b> Si/SiGe Heterojunction Collector for Low Loss Operation of Carrier Stored Trench-Gate Bipolar Transistor T. Kudoh<sup>1</sup> and T. Asano<sup>1</sup>, <sup>1</sup>Center for Microelectronic Systems, Kyushu Inst. of Technology, Japan</p>
<p><b>15:40 A-10-3</b> Optimization of The Ultra-Low Dark Current CMOS Image Sensor Cell Using n+ Ring Reset P.-H. Huang<sup>1</sup> and Y.-C. King<sup>1</sup>, <sup>1</sup>STAR, National Tsing-Hua Univ., Taiwan</p>	<p><b>15:50 B-10-3</b> Fully Depleted SOI CMOS Device with Raised Source/Drain for 90nm Embedded SRAM Technology M.-H. Oh<sup>1</sup>, C.-H. Park<sup>1</sup>, H. S. Kang<sup>1</sup>, C.-B. Oh<sup>1</sup>, Y.-W. Kim<sup>1</sup> and K.-P. Suh<sup>1</sup>, <sup>1</sup>Samsung Electronics, Korea</p>	<p><b>15:30 C-10-3</b> Passivation of organic light emitting diodes with plasma polymerized p-xylene thin films deposited by PECVD S. Sohn<sup>1</sup>, S. Kho<sup>1</sup> and D. Cho<sup>1</sup>, <sup>1</sup>Sungkyunkwan Univ., Physics, Korea</p>	<p><b>15:40 D-10-3</b> Etching yields of HfO<sub>2</sub> under Ar<sup>+</sup> and CF<sub>x</sub><sup>+</sup> (X = 1, 2, 3) ion beam irradiation K. Karahashi<sup>1</sup>, N. Yamagishi<sup>1</sup>, T. Horikawa<sup>1</sup> and A. Toriumi<sup>1,2</sup>, <sup>1</sup>MIRAI ASET, <sup>2</sup>MIRAI ASRC, AIST and <sup>3</sup>Univ. of Tokyo, Japan</p>	<p><b>15:45 E-10-3</b> Coherent control in inhomogeneously broadened quantum dots ensemble and its coherent transient phenomena N. Tsurumachi<sup>1,2</sup>, K. Komori<sup>1,2</sup> and T. Hattori<sup>1</sup>, <sup>1</sup>AIST, <sup>2</sup>CREST-JST and <sup>3</sup>Inst. of Applied Physics, Univ. of Tsukuba, Japan</p>	<p><b>15:30 F-10-3</b> High Performance Electroluminescence from Nanocrystalline Si with Carbon Buffer B. Gelloz<sup>1</sup> and N. Koshida<sup>1</sup>, <sup>1</sup>Tokyo Univ. Agr. &amp; Tech., Japan</p>	<p><b>15:45 G-10-3</b> Design and Demonstration of High Breakdown Voltage GaN-HEMT using Field Plate Structure for Power Electronics Applications W. Saito<sup>1</sup>, Y. Takada<sup>2</sup>, M. Kuraguchi<sup>2</sup>, K. Tsuda<sup>2</sup>, I. Omura<sup>1</sup> and T. Ogura<sup>1</sup>, <sup>1</sup>Toshiba Corporation, Semiconductor Company and <sup>2</sup>Toshiba Corporation, Research &amp; Development Center, Japan</p>
<p><b>16:10 B-10-4</b> Body Contact Structure using Elevated Field Insulator for Ultra-Thin Film SOI-MOSFETs S. Yamagami<sup>1</sup>, R. Koh<sup>1</sup>, H. Wakabayashi<sup>1</sup>, J.-W. Lee<sup>1</sup>, Y. Saito<sup>2</sup>, A. Ogura<sup>1</sup>, M. Narihira<sup>1</sup>, K. Arai<sup>1</sup>, H. Takemura<sup>1</sup>, Y. Ochiai<sup>1</sup>, K. Takeuchi<sup>1</sup> and T. Mogami<sup>1</sup>, <sup>1</sup>Silicon Systems Research Labs, NEC Corporation and <sup>2</sup>R&amp;D Technical Support Center, NEC Corporation, Japan</p>	<p><b>15:45 C-10-4</b> High efficiency fluorescent organic light emitting devices utilizing a phosphorescent sensitizer S. Liu<sup>1</sup>, <sup>1</sup>Jilin Univ., China</p>	<p><b>16:00 D-10-4</b> Selective Dry Etching of HfO<sub>2</sub> in CF<sub>4</sub>, Cl<sub>2</sub> and HBr Based Chemistry T. Maeda<sup>1</sup>, H. Ito<sup>1</sup>, R. Mitsuhashi<sup>1</sup>, A. Horiuchi<sup>1</sup>, T. Kawahara<sup>1</sup>, A. Muto<sup>1</sup>, T. Sasaki<sup>1</sup>, K. Torii<sup>1</sup> and H. Kitajima<sup>1</sup>, <sup>1</sup>Semiconductor Leading Edge Technologies, Inc., Japan</p>	<p><b>16:00 E-10-4</b> Observation of the spin-related even-odd effect in single-wall carbon nanotube quantum dots H. Maki<sup>1</sup>, M. Suzuki<sup>1</sup>, Y. Ishiwata<sup>1</sup> and K. Ishibashi<sup>1</sup>, <sup>1</sup>RIKEN, Japan</p>	<p><b>15:45 F-10-4</b> Optical Component Coupling Using Self-Written Waveguides N. Hirose<sup>1</sup> and O. Ibaragi<sup>1</sup>, <sup>1</sup>ASET, Japan</p>		

## ORGANIZING COMMITTEE

**Chair:** M. Nakamura (Hitachi)  
**Vice-Chair:** H. Ishiwara (Tokyo Inst. of Technol.)  
**Members:**  
Y. Aoyagi (Tokyo Inst. of Technol.)  
M. Fukuma (NEC)  
H. Hasegawa (Hokkaido Univ.)  
T. Hattori (Sony)  
M. Hirose (AIST)  
Y. Horiike (Univ. of Tokyo)  
A. Ibaraki (Sanyo)  
F. Ichikawa (Oki Electric)  
T. Ikoma (Hitotsubashi Univ.)  
S. Ishihara (NTT)  
T. Kamiya (Natl. Inst. for Academic Degrees)  
M. Kanazawa (ASET)  
A. Kitou (Sharp)  
K. Maeguchi (Toshiba)  
H. Matsunami (Kyoto Univ.)  
A. Morino (Selete)  
K. Natori (Univ. of Tsukuba)  
T. Nishimura (Renesas)  
T. Ohmi (Tohoku Univ.)

T. Ohta (Tokyo Electron)  
H. Sakaki (Univ. of Tokyo)  
F. Sato (NHK)  
Y. Shimanuki (Sumitomo Mitsubishi Silicon)  
Y. Shiraki (Univ. of Tokyo)  
T. Suga (Univ. of Tokyo)  
K. Tada (Yokohama Natl. Univ.)  
H. Takasu (Rohm)  
E. Takeda (Hitachi)  
K. Tanaka (AIST)  
K. Taniguchi (Osaka Univ.)  
Y. Todokoro (Matsushita Electric)  
K. Tsubouchi (Tohoku Univ.)  
T. Tsurushima (Kumamoto Technopolis Foundation)  
J. Ueda (SIRIJ)  
Y. Yasuda (Nagoya Univ.)  
N. Yokoyama (Fujitsu Labs.)  
H. Watanabe (NEC)

## INTERNATIONAL ADVISORY COMMITTEE

H. Ahmed (Univ. of Cambridge)  
G. Baccarani (Univ. of Bologna)  
D. Bois (CNET)  
C.Y. Chang (Natl. Chiao Tung Univ.)  
B.Y.S. Chen (Inst. Microelec. Sci.)  
C.H. Chung (Yonsei Univ.)  
R.H. Dennard (IBM)  
L. Esaki (Shibaura Inst. of Technol.)  
J.S. Harris (Stanford Univ.)  
S.J. Hillenius (Bell Labs. Lucent Technol.)  
Z.J. Li (Tsinghua Univ.)  
S. Namba (Nagasaki Inst. of Applied Sci.)  
Y. Nishi (Stanford Univ.)  
K.H. Ploog (Paul-Drude-Inst.)  
T. Sugano (Toyo Univ.)  
K. Takahashi (Teikyo Univ. of Sci. & Technol.)  
S. Tanaka (SRL)  
A. Wieder (Siemens)

## STEERING COMMITTEE

**Chair:** S. Kawamura (AIST)  
**Vice-Chair:** K. Masu (Tokyo Inst. of Technol.)  
**Members:** M. Hiratani (Hitachi)  
M. Hori (Nagoya Univ.)  
S. Kimura (Hitachi)  
M. Kubota (Sony)  
B. Mizuno (Ultimate Junction Technologies Inc.)  
T. Nakanishi (Fujitsu)  
K. Tsutsui (Tokyo Inst. of Technol.)

## PROGRAM COMMITTEE

**Chair:** M. Koyanagi (Tohoku Univ.)  
**Vice-Chair:** J. Sone (NEC)  
**Secretary:** H. Kurino (Tohoku Univ.)  
S. Takagi (Toshiba, MIRAI-ASET)

### Subcommittee Members:

**[1] Advanced Silicon Circuits and Systems**  
**Chair:** T. Kuroda (Keio Univ.)  
**Members:** M. Fujishima (Univ. of Tokyo)  
M. Ishikuro (Toshiba)  
S. Kawahito (Shizuoka Univ.)  
H. Mizuno (Hitachi)

T. Mori (Fujitsu Labs.)  
M. Takamiya (NEC)  
H.-J. Yoo (KAIST)

### [2] Advanced Silicon Devices and Device Physics

**Chair:** T. Mogami (NEC)  
**Members:** C.H. Diaz (TSMC)  
T. Eimori (Renesas)  
K. Goto (Fujitsu Labs.)  
A. Hiroki (Kyoto Inst. of Technol.)  
T.-Y. Huang (Natl. Chiao Tung Univ.)  
S. Inaba (Toshiba)  
T.-J. King (UCB)  
M. Ogawa (Kobe Univ.)  
K. Shibahara (Hiroshima Univ.)  
N. Sugii (Hitachi)

### [3] Silicon Process / Materials Technologies

**Chair:** N. Kobayashi (Selete)  
**Members:** M. Hori (Nagoya Univ.)  
T. Kobayashi (Sony)  
J. Koike (Tohoku Univ.)  
H.-K. Kang (Samsung Electronics)  
T.P. Ma (Yale Univ.)  
T. Nakamura (Fujitsu Labs.)  
M. Niwa (Matsushita Electric)  
M. Okuyama (Osaka Univ.)  
S. Saito (NEC)  
Y. Tsunashima (Toshiba Semiconductor)

### [4] New Materials and Characterization

**Chair:** S. Takagi (Toshiba, MIRAI-ASET)  
**Members:** Y. Awano (Fujitsu Labs.)  
K. Kikuta (NEC)  
L. Manchanda (Agere Systems)  
S. Miyazaki (Hiroshima Univ.)  
J. Murota (Tohoku Univ.)  
A. Sakai (Nagoya Univ.)  
A. Toriumi (Univ. of Tokyo)

### [5] Compound Semiconductor Materials and Devices

**Chair:** N. Kobayashi (Univ. of Electro-Communications)  
**Members:** T. Hashizume (Hokkaido Univ.)  
Y. Horikoshi (Waseda Univ.)  
J.T. Hsu (ITRI/OES)  
M. Ikeda (Sony Shiroishi Semiconductor)  
K. Kojima (Mitsubishi Electric)  
H. Ohno (Tohoku Univ.)  
T. Takahashi (Fujitsu Labs.)

### [6] Optoelectronic Devices and Photonic Crystal Devices

**Chair:** O. Wada (Kobe Univ.)  
**Members:** S. Arahira (Oki Electric)  
S. Lee (KIST)  
S. Matsuo (NTT)  
T. Mizumoto (Tokyo Inst. of Technol.)  
T. Nishimura (Mitsubishi Electric)  
S. Noda (Kyoto Univ.)  
H. Shimizu (Furukawa Electric)  
N. Suzuki (Toshiba)  
H. Yamada (NEC)

### [7] Novel Devices, Physics, and Fabrication

**Chair:** K. Ishibashi (RIKEN)  
**Members:** Y. Homma (NTT)  
P. Hadley (Delft Univ. of Technol.)  
S.W. Hwang (Korea Univ.)  
Y. Kuwahara (Osaka Univ.)  
K. Matsumoto (Osaka Univ.)  
Y. Miyamoto (Tokyo Inst. of Technol.)  
M. Tabe (Shizuoka Univ.)  
J.-S. Tsai (NEC)

### [8] Quantum Nanostructure Devices and Physics

**Chair:** T. Hirayama (NTT)  
**Members:** H. Akinaga (AIST)  
D. G. Austing (NRC)  
K. Hirakawa (Univ. of Tokyo)  
J. Motohisa (Hokkaido Univ.)  
R. Noetzel (Eindhoven Univ. of Tech.)  
Y. Ohno (Tohoku Univ.)  
P.V. Santos (Paul-Drude Inst.)  
M. Sugawara (Univ. of Tokyo)  
A. Takeuchi (Waseda Univ.)

### [9] Silicon-on-Insulator Technologies

**Chair:** A. Ogura (NEC)  
**Members:** K. Ino (Toshiba)  
T. Ipposhi (Renesas)  
Y. Kado (NTT)  
H. Kang (Samsung Electronics)  
H. Matsuhashi (Oki Electric)  
M.A. Mendicino (Motorola)  
T. Nakai (Sumitomo Mitsubishi Silicon)  
O. Nishio (Sharp)  
M. Terauchi (Hiroshima City Univ.)

## ACCESS TO THE KEIO PLAZA INTER-CONTINENTAL TOKYO

### [10] Non-Volatile Memory Technologies

**Chair:** K. Takasaki (Fujitsu Labs.)  
**Members:** G. Fox (Ramtron)  
 J. Van Houdt (IMEC)  
 K. Kim (Samsung Electronics)  
 T. Kobayashi (Hitachi)  
 T. Nakamura (Rohm)

K. Saito (NEC)  
 Y. Shimada (Matsushita Electric)  
 H. Takada (Mitsubishi Electric)  
 K. Yoshikawa (Toshiba)

### [11] SiGe/III-V/III-N Devices and Circuits for Wireless and Optical Communications

**Chair:** T. Enoki (NTT)  
**Members:** Y.-J. Chan (Natl. Central Univ.)  
 M. Kuzuhara (NEC)  
 M. Madhian (NEC Lab. America)

K. Morizuka (Toshiba Semiconductor)  
 Y. Tateno (Fujitsu Quantum Device)  
 K. Washio (Hitachi)

### [12] System-Level Integration and Packaging Technologies

**Chair:** K. Takahashi (ASET)  
**Members:** M. Aoyagi (AIST)  
 H. Ezawa (Toshiba)  
 K. Fujimoto (Osaka Univ.)  
 M. Kada (Sharp)

M. Kimura (Renesas Technology)  
 K. Masu (Tokyo Inst. of Technol.)  
 T. Suga (Univ. of Tokyo)  
 M. Swaminathan (Georgia Inst. of Technol.)

### [13] Organic Semiconductor Devices and Materials

**Chair:** M. Iwamoto (Tokyo Inst. of Technol.)  
**Members:** C. Adachi (Chitose Inst. of Sci & Technol.)  
 S.R. Forrest (Princeton Univ.)  
 T. Kamata (AIST)  
 K. Kudo (Chiba Univ.)

Y. Ohmori (Osaka Univ.)  
 A. Sugimura (Osaka Sangyo Univ.)  
 H. Tada (Okazaki Natl. Reserch Inst.)

### [14] Micro-Nano Electromechanical Devices for Bio-and Chemical Applications

**Chair:** Y. Miyahara (NIMS)  
**Members:** T. Fujii (Univ. of Tokyo)  
 M. Kamahori (Hitachi)  
 A. Manz (Imperial College)

M. Sasaki (Tohoku Univ.)  
 K. Shimoide (AsahiKASEI)  
 H. Tabata (Osaka Univ.)

### Persons in charge

**Online paper submission:**  
 M. Sasaki (Tohoku Univ.)


K. Shibahara (Hiroshima Univ.)

### Online registration:

M. Hiratani (Hitachi)

### SECRETARIAT


c/o Inter Group Corp.  
 4-9-17, Akasaka, Minato-ku,  
 Tokyo 107-8486 Japan  
 TEL:+81-3-3479-5131  
 FAX:+81-3-3423-1601  
 E-mail: ssdm@intergroup.co.jp  
 Web Site: <http://www.intergroup.co.jp/ssdm>



# SSDM 2003 Floor Map, Keio Plaza Inter-Continental Tokyo

## Poster Room


4F



## Eminence Hall

5F


Opening Ceremony  
Plenary Session  
Banquet



# SSDM 2003 Floor Map, Keio Plaza Inter-Continental Tokyo


## Conference Room A, B

42F




## Conference Room C, D, E

43F



## Conference Room F, G

47F



## Access to the Keio Plaza Inter-Continental Tokyo from Shinjuku Station



### 徒歩 [On Foot]

●上記地図参照 ●See the map

新宿(西口)・Shinjuku Sta. (West Exit) → 5分・5min. → 京王プラザホテル・Keio Plaza Inter-Continental Tokyo

### 地下鉄 [Subway]

●都営大江戸線170円 ●Oedo Line 170 YEN

新宿・Shinjuku Sta. → 2分・2min. → 都庁前・Tocho-Mae Sta. A-1番出口から徒歩1分・Exit #A-1, 1min walk

### タクシー [Taxi]

●約700円 ●Approx. 700 YEN

新宿(西口) Shinjuku Sta. (West Exit) → 7分・7min. → 京王プラザホテル Keio Plaza Inter-Continental Tokyo