

## Session information

Oral Presentation

05: Photonics: Devices / Integration / Related Technology

### [A-2] New materials and platforms for photonics

Tue. Sep 27, 2022 2:00 PM - 3:45 PM 101 (1F)

Session Chair: Xuejun Xu (NTT Corp.), Ueli Koch (ETH Zurich)

2:00 PM - 2:30 PM

#### [A-2-01] Integrated active lithium niobate photonic devices

Zhiwei Fang<sup>2</sup>, Haisu Zhang<sup>2</sup>, Jintian Lin<sup>1</sup>, OYa Cheng<sup>1,2</sup>

(1. Shanghai Inst. of Optics and Fine Mechanics (China), 2. East China Normal Univ. (China))

2:30 PM - 2:45 PM

#### [A-2-02] Improving the Production of $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Solar-Blind Metal-Oxide-Semiconductor Field-Effect Phototransistor Based on Top-Gate Structure

OZhe Li<sup>1</sup>, Qian Feng<sup>1</sup>, Jincheng Zhang<sup>1</sup>, Chunfu Zhang<sup>1</sup>, Yue Hao<sup>1</sup> (1. Xidian Univ. (China))

2:45 PM - 3:00 PM

#### [A-2-03] Current injection and luminescence properties of wurtzite InP nanowires with crystal phase transition

OYuki Azuma<sup>1</sup>, Shun Kimura<sup>1</sup>, Hironori Gamo<sup>1</sup>, Junichi Motohisa<sup>1</sup>, Katsuhiko Tomioka<sup>1</sup> (1. Hokkaido University (Japan))

We characterized current injection and electroluminescence (EL) properties of wurtzite (WZ) InP nanowire (NW) light-emitting diodes (LEDs) with axial junction. The EL spectra showed two peaks originated from zinc-blende (ZB) and WZ phase. Also, the EL spectra exhibited two different behaviors although the LED junction structure was same. One showed single EL peak, originated from only bandgap of ZB InP. The another showed two EL peaks that originated from ZB and WZ phase. The difference of the EL behavior was resulted from the difference in contact position and depletion layer spreading.

3:00 PM - 3:15 PM

#### [A-2-04] Analysis of III-V MOS optical modulator with transparent doped graphene gate electrode

OTipat - Piyapatarakul<sup>1</sup>, Hanzhi Tang<sup>1</sup>, Kasidit Toprasertpong<sup>1</sup>, Shinichi Takagi<sup>1</sup>, Mitsuru Takenaka<sup>1</sup> (1. Univ. of Tokyo (Japan))

We numerically study the modulation properties of InGaAsP metal-oxide-semiconductor (MOS) optical modulator with graphene gate electrode operating at a 1.55  $\mu$ m wavelength. Using p-type doped graphene as a transparent gate electrode, we can fully utilize the electron-induced refractive index change in an n-type InGaAsP waveguide, enabling the phase modulation efficiency of 0.79 Vcm and 0.22 dB optical loss for pi phase shift when the gate oxide thickness is 100 nm. The high electron mobility in InGaAsP also enables the modulation bandwidth of greater than 100 GHz.

3:15 PM - 3:30 PM

#### [A-2-05] Controllability of Luminescence Wavelength from GeSn Wires Fabricated by Laser Zone Melting on Quartz Substrates

OTakayoshi Shimura<sup>1</sup>, Ryoga Yamaguchi<sup>1</sup>, Naoto Tabuchi<sup>1</sup>, Masato Kondo<sup>1</sup>, Mizuki Kuniyoshi<sup>2</sup>, Takuji Hosoi<sup>3</sup>, Takuma Kobayashi<sup>1</sup>, Heiji Watanabe<sup>1</sup>

(1. Osaka Univ. (Japan), 2. ULVAC-Osaka Univ. Joint Res. Lab. for Future Tech. (Japan), 3. Kwansai Gakuin Univ. (Japan))

We examined the effects of laser scan speed and power on the Sn fraction and crystallinity of GeSn wires fabricated by laser zone melting on quartz substrates. The Sn fraction increased from 1 to 3.5% with the increase in the scan speed from 5 to 100  $\mu$ m/s, corresponding to luminescence wavelength from 1770 to 2070 nm. This result can be understood as the scan speed dependence of the non-equilibrium degree during crystal growth. The increase in laser power reduced the Sn fraction and caused blue shift of luminescence wavelength. We discuss these phenomena based on the growth kinetics of zone melting.

## [A-2-06] Optical Properties of Innovative $\text{GeSe}_{1-x}\text{Te}_x$ Phase-Change Material Thin Films for On-Chip Active Components, Non-Linear and Neuromorphic Applications

○Anthony Albanese<sup>1</sup>, Martina Tomelleri<sup>1</sup>, Jean-Baptiste Dory<sup>1</sup>, Christophe Licitra<sup>1</sup>, Benoît Charbonnier<sup>1</sup>, Jean-Baptiste Jager<sup>2</sup>, Aurélien Coillet<sup>3</sup>, Benoît Cluzel<sup>3</sup>, Pierre Noé<sup>1</sup>

(1. Univ. Grenoble-Alpes, CEA-LETI (France), 2. Univ. Grenoble-Alpes, CEA-IRIG (France), 3. Univ. Bourgogne, ICB, UMR 6303 CNRS (France))

In this work, the linear and nonlinear optical properties of innovative  $\text{GeSe}_{1-x}\text{Te}_x$  thin films in amorphous state as well as after crystallization are studied. These alloys obtained by industrial magnetron co-sputtering of GeSe and GeTe targets belong to the GeSe-GeTe pseudo-binary line lying between the covalent GeSe compound and the "metavalently" bonded GeTe phase-change material. They are considered as very promising candidates for high temperature non-volatile resistive memory and photonic applications. In fact, they exhibit fast and reversible phase transformations between amorphous and crystalline states with unprecedented large contrast of electronic and optical properties, a very high thermal stability of the amorphous compared to other PCMs and a high transparency in the NIR-MIR range in both states. By modifying the Te content of the thin films, one can tailor their linear and non-linear optical properties for a wide range of innovative optical and photonic applications.

## Session information

Oral Presentation

11: Advanced Materials: Synthesis / Crystal Growth / Characterization

### [B-2] Wide Bandgap Materials

Tue. Sep 27, 2022 2:00 PM - 3:45 PM 102 (1F)

Session Chair: Shingo Ogawa (Toray Res. Center, Inc.), Takuya Hoshi (NTT Device Technology Lab.)

2:00 PM - 2:30 PM

#### [B-2-01] Metrology to Support Processing and Development of 4H-SiC CMOS and Power Devices at Fraunhofer IISB from Research to Multi Project Wafer Services

○Mathias Rommel<sup>1</sup>, Tobias Erlbacher<sup>1</sup> (1. Fraunhofer Inst. for Integrated Systems and Device Tech. IISB (Germany))

2:30 PM - 3:00 PM

#### [B-2-02] Morphology and Properties of Diamond Deposited on Grooved 4H-SiC Substrate

○Kuan Yew Cheong<sup>1</sup>, Xiufei Hu<sup>2</sup>, Ming Li<sup>2</sup>, Yingnan Wang<sup>2</sup>, Yan Peng<sup>2</sup>, Gongbin Tang<sup>2</sup>, Mingsheng Xu<sup>2</sup>, Xiangang Xu<sup>2</sup>, Jisheng Han<sup>2</sup>, Xiwei Wang<sup>2</sup>, Bin Li<sup>2</sup>, Yiqiu Yang<sup>2</sup> (1. Universiti Sains Malaysia (Malaysia), 2. Shandong Univ. (China))

3:00 PM - 3:15 PM

#### [B-2-03] Characterization of Ultra High-Concentration Nitrogen-doped CVD Diamond

○Mayu Ueda<sup>1</sup>, Kyosuke Hayasaka<sup>1</sup>, Kyotaro Kanehisa<sup>1</sup>, Yasuhiro Takahashi<sup>1</sup>, Chiyuki Wakabayashi<sup>1</sup>, Taisuke Kageura<sup>2</sup>, Hiroshi Kawarada<sup>1,3</sup>

(1. Waseda Univ. (Japan), 2. National Inst. of Advanced Indus. Sci. and Tech. (Japan), 3. Kagami Memorial Res. Inst. for Materials Sci. and Tech. (Japan))

The highest nitrogen-doped CVD diamond ( $[N] = 8 \times 10^{20} \text{ [cm}^{-3}\text{]}$ ) was prepared by adding the same amount of CO<sub>2</sub> as CH<sub>4</sub>. These thin films were evaluated by X-ray diffractometer (XRD) - including a reciprocal space mapping (RSM) measurement, Raman spectroscopy, and cross-sectional TEM images. From the physical properties, it was found that under optimum gas mixture (CH<sub>4</sub>: 2.0 [%], CO<sub>2</sub>: 2.0 [%], N<sub>2</sub>: 8.0 [%], H<sub>2</sub>: 88.0 [%]), high quality crystal was obtained de-spite the highest nitrogen content.

3:15 PM - 3:30 PM

#### [B-2-04] Importance of dissolving source precursor of Ga(C<sub>5</sub>H<sub>7</sub>O<sub>2</sub>)<sub>3</sub> with HCl in mist CVD for α-Ga<sub>2</sub>O<sub>3</sub> growth

○Rie Yamada<sup>1</sup>, Atsushi Sekiguchi<sup>1</sup>, Takeyoshi Onuma<sup>1</sup>, Tohru Honda<sup>1</sup>, Tomohiro Yamaguchi<sup>1</sup> (1. Univ. of Kogakuin (Japan))

We dissolved the source precursor of Ga(C<sub>5</sub>H<sub>7</sub>O<sub>2</sub>)<sub>3</sub> with either hydrochloric acid (HCl) or nitric acid (HNO<sub>3</sub>) in the mist chemical vapor deposition (mist CVD) growth of α-Ga<sub>2</sub>O<sub>3</sub> films on α-Al<sub>2</sub>O<sub>3</sub> substrates. Enough film thickness was obtained when HCl was used as a source solvent, while less growth occurred when HNO<sub>3</sub> was used.

With the increase of HCl concentration, it was observed that the film thickness as well as grain size tended to increase. These results indicate that chloride ion plays an important role in the mist CVD growth of α-Ga<sub>2</sub>O<sub>3</sub>.

3:30 PM - 3:45 PM

#### [B-2-05] First-Principles Study for Self-limiting Growth of GaN Layers on AlN(0001) Surface

○Haruka Sokudo<sup>1</sup>, Toru Akiyama<sup>1</sup>, Tomonori Ito<sup>1</sup> (1. Univ. of Mie (Japan))

We theoretically investigate the thickness dependence of surface stability and adsorption behavior in n layer GaN grown on AlN(0001) substrate to clarify the self-limiting growth on AlN(0001) surface during MOVPE. Our first-principles calculations demonstrate that stability of GaN layers on AlN(0001) substrate is similar to that of GaN(0001) surface irrespective of GaN film thickness. Furthermore, the adsorption behavior of Ga adatom on n layer GaN on AlN(0001) surfaces are independent of film thickness. These results suggest that self-limiting growth is hardly affected by surface structures and adsorption behavior. method [8].

## Session information

Oral Presentation

11: Advanced Materials: Synthesis / Crystal Growth / Characterization

### [B-3] Group IV Materials I

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 102 (1F)

Session Chair: Taizoh Sadoh (Kyushu Univ.), Akira Heya (Univ. of Hyogo)

4:15 PM - 4:45 PM

#### [B-3-01] Heteroepitaxy of Group IV Materials for Future Device Application

○Yuji Yamamoto<sup>1</sup>, Wei-Chen Wen<sup>1</sup>, Bernd Tillack<sup>1,2</sup>

(1. IHP - Leibniz Inst. for High Performance Microelectronics (Germany), 2. Technische Universität Berlin (Germany))

4:45 PM - 5:00 PM

#### [B-3-02] Vertical Alignment Control of Self-Ordered Multilayered Ge Nanodots on SiGe

○Wei-Chen Wen<sup>1</sup>, Bernd Tillack<sup>1,2</sup>, Yuji Yamamoto<sup>1</sup>

(1. IHP - Leibniz Inst. for High Performance Microelectronics (Germany), 2. Technische Universität Berlin (Germany))

Mechanism of self-ordering of Ge nanodots in SiGe was investigated by fabricating multilayer Ge nano-dots with SiGe spacers on Si<sub>0.4</sub>Ge<sub>0.6</sub> virtual substrate. By depositing the SiGe at 550 °C or raising Ge content, the SiGe surface is smooth, resulting in vertically-aligned Ge nanodots to reduce strain energy. By depositing at 500 °C and lowering Ge content, checkerboard-like surface forms and the following Ge nanodots grow at staggered position to reduce surface energy.

5:00 PM - 5:15 PM

#### [B-3-03] Impact of N-type Impurities on Solid-phase Crystallization of Amorphous Ge

○Koki Nozawa<sup>1</sup>, Takeshi Nishida<sup>1</sup>, Takashi Suemasu<sup>1</sup>, Kaoru Toko<sup>1</sup> (1. Univ. of Tsukuba (Japan))

Among n-type impurities, P doping in amorphous Ge significantly promoted the lateral growth during solid-phase crystallization, resulting in large grains. The electron mobility was the highest among n-type polycrystalline Ge directly grown on insulators at low temperatures.

5:15 PM - 5:30 PM

#### [B-3-04] GeSn nanodots crystal nuclei for solid phase crystallization of poly-SiGeSn

○Yusei Shirai<sup>1</sup>, Hirokazu Tatsuoka<sup>1</sup>, Yosuke Shimura<sup>1,2,3</sup>

(1. Univ. of Shizuoka (Japan), 2. RIE Shizuoka Univ. (Japan), 3. imec (Belgium))

Solid phase crystallization of polycrystalline Si<sub>1-x</sub>Ge<sub>x</sub>Sn<sub>y</sub> using Ge<sub>1-x</sub>Sn<sub>x</sub> nanodots (Ge<sub>1-x</sub>Sn<sub>x</sub>-ND) as crystal nuclei was examined. The effects of the substrate temperature and the initial Ge/Sn composition on the dot size, coverage, and substitutional Sn composition in the Ge<sub>1-x</sub>Sn<sub>x</sub>-ND were investigated. Lowering deposition temperature increased the substitutional Sn composition in Ge<sub>1-x</sub>Sn<sub>x</sub>-ND. Crystallization of Si deposited on the Ge<sub>1-x</sub>Sn<sub>x</sub>-ND was confirmed at the deposition temperature of 150 °C. The Si and Sn composition in the poly-Si<sub>1-x</sub>Ge<sub>x</sub>Sn<sub>y</sub> layer was 36.3% and 4.2% after annealing at 225 °C.

5:30 PM - 5:45 PM

#### [B-3-05] Molecular beam epitaxy of Si<sub>1-x</sub>Sn<sub>x</sub> layers with 10%-Sn content on Si<sub>1-y</sub>Ge<sub>y</sub> buffers

○Kazuaki Fujimoto<sup>1</sup> (1. Nagoya Univ. (Japan))

5:45 PM - 6:00 PM

#### [B-3-06] Study on doping by ion implantation to Si<sub>1-x</sub>Sn<sub>x</sub> epitaxial layers

○Tatsuki Oiwa<sup>1</sup>, Shigehisa Shibayama<sup>1</sup>, Mitsuo Sakashita<sup>1</sup>, Masashi Kurosawa<sup>1</sup>, Osamu Nakatsuka<sup>1,2</sup>

(1. Nagoya Univ. (Japan), 2. IMaSS, Nagoya Univ. (Japan))

A phosphorus doping study was conducted in Si<sub>1-x</sub>Sn<sub>x</sub> (x = 0.017–0.079) epitaxial layers grown on Si(001) by RF sputtering. First, we found high thermal stability of the Si<sub>1-x</sub>Sn<sub>x</sub> layer even at 600 °C regardless of the ultra-low Sn solubility in Si. Thanks to this fact, we have successfully realized n-type Si<sub>1-x</sub>Sn<sub>x</sub> layers with wide-ranging electron concentrations (6.4×10<sup>17</sup>–1.0×10<sup>20</sup> cm<sup>-3</sup>) without the Sn precipitation by the ion-implantation and the activation annealing at 600 °C. Additionally, we found that pseudomorphic grown layers possess comparable electron mobility with that of Si bulk.

## Session information

Oral Presentation

06: Photovoltaic / Energy Harvesting / Battery-related Technology

### [C-1] Energy Harvesting Devices

Tue. Sep 27, 2022 11:30 AM - 12:15 PM 103 (1F)

Session Chair: Yasuyoshi Kurokawa (Nagoya Univ.), Shunsuke Yamada (Tohoku Univ.)

11:30 AM - 11:45 AM

#### [C-1-01] Group IV Semiconductor Alloy Thin Films for Environmentally Friendly

○Shintaro Maeda<sup>1</sup>, Tomoki Ozawa<sup>1</sup>, Takashi Suemasu<sup>1</sup>, Kaoru Toko<sup>1</sup> (1. Univ. of Tsukuba (Japan))

We investigated a Ge-based ternary alloy thin film, Ge<sub>1-x-y</sub>Si<sub>x</sub>Sn<sub>y</sub>, for synthesis, the control of carrier concentration, and thermoelectric properties, using an advanced solid-phase crystallization. The addition of small amounts of Si and Sn in Ge lowered the thermal conductivity while maintaining high power factors, resulting in higher dimensionless figure of merit than most of the environmentally friendly thin-film thermoelectrics.

11:45 AM - 12:00 PM

#### [C-1-02] Voltage and Power Enhancement of Hygroelectric Cell via Polyethylene Glycol Addition to Electrolyte Solution

○Yusuke Komazaki<sup>1</sup>, Taiki Nobeshima<sup>1</sup>, Hirotsada Hirama<sup>1</sup>, Yuichi Watanabe<sup>1</sup>, Kouji Suemori<sup>1</sup>, Sei Uemura<sup>1</sup>  
(1. National Inst. of Advanced Indus. Sci. and Tech. (AIST) (Japan))

Hygroelectric cell (HEC) is an energy harvester that generates electricity by the energy of humidity change in the air, based on a concentration cell with a deliquescent solution. The performance of HEC is limited by self-discharge derived from water permeation through a cation-exchange membrane. In this work, we report on the voltage and power enhancement of HEC via the self-discharge suppression effect by adding polyethylene glycol (PEG) to the electrolyte solution of HEC. At maximum, the addition of 10 wt% PEG4000 improved the output voltage under the humidity changes between 30-90%RH to 86 mV from 25 mV and the addition of 10 wt% PEG1000 improved the output power to 7.6 μW from 4.4 μW.

12:00 PM - 12:15 PM

#### [C-1-03] Performance enhancement of droplet-based electricity generator using a CYTOP intermediate layer

○Haitao - Wang<sup>1</sup>, Yasuyoshi - Kurokawa<sup>1</sup>, Kazuhiro - Gotoh<sup>1</sup>, Shinya - Kato<sup>2</sup>, Shigeru - Yamada<sup>3</sup>, Takashi - Itoh<sup>3</sup>, Noritaka - Usami<sup>1</sup> (1. Nagoya Univ. (Japan), 2. Nagoya Inst. of Tech. (Japan), 3. Gifu Univ. (Japan))

Effective strategies for improving the performance of a droplet-based electricity generator (DEG) remain a challenge. Herein, we propose to bury a high negative charge density layer to act as an excellent triboelectric charge storage layer by directly enhancing the surface charge density. Consequently, we successfully fabricated a high-performance DEG with 1.4-fold higher performance than the original one, which could promote its practical application in energy harvesting.

## Session information

Oral Presentation

06: Photovoltaic / Energy Harvesting / Battery-related Technology

### [C-2] Inorganic Semiconductor Materials & Applications

Tue. Sep 27, 2022 2:00 PM - 3:45 PM 103 (1F)

Session Chair: Kazuhiro Gotoh (Nagoya Univ.), Shogo Ishizuka (AIST)

2:00 PM - 2:15 PM

#### [C-2-01] Preparation and thermoelectric characterization of boron-doped silicon nanocrystals/silicon oxide multilayers

○Keisuke Shibata<sup>1</sup>, Shinya Kato<sup>2</sup>, Masashi Kurosawa<sup>1</sup>, Kazuhiro Gotoh<sup>1</sup>, Satoru Miyamoto<sup>1</sup>, Noritaka Usami<sup>1</sup>, Yasuyoshi Kurokawa<sup>1</sup>  
 (1. Nagoya Univ. (Japan), 2. Nagoya Inst. Tech. (Japan))

Boron-doped silicon nanocrystals (Si-NCs)/silicon oxide (SiO<sub>y</sub>) multilayers were prepared by plasma enhanced chemical vapor deposition (PECVD) and post-annealing. The diameter of Si-NCs was changed by varying the thickness of Si-rich amorphous silicon oxide (a-SiO<sub>x</sub>) layer from ta-SiO<sub>x</sub>=3 to 50 nm. The electrical conductivity ( $\sigma$ ) showed an increased tendency with increasing ta-SiO<sub>x</sub> from 3 to 13 nm. Further increase of ta-SiO<sub>x</sub> resulted in the saturation of  $\sigma$  at about 5.7 kS·m<sup>-1</sup>. Thermal conductivity was in the range of 1.4-1.5 W·m<sup>-1</sup>·K<sup>-1</sup> and almost independent of the thickness of the Si-rich layer (ta-SiO<sub>x</sub>), which is much lower than that of bulk Si. A maximum power factor of 0.33 mW·m<sup>-1</sup>·K<sup>-2</sup> was obtained at ta-SiO<sub>x</sub>=13 nm.

2:15 PM - 2:30 PM

#### [C-2-02] Observation of Reaction Dynamics of GASnI<sub>3</sub> Formation from Vacuum-deposited GAI and SnI<sub>2</sub> Bi-layer Thin Films by In-situ Infrared MAIRS

○Kazuki Shimada<sup>1</sup>, Shingo Maruyama<sup>1</sup>, Tetsuhiko Miyadera<sup>2</sup>, Kenichi Kaminaga<sup>1</sup>, Yuji Matsumoto<sup>1</sup>  
 (1. Tohoku Univ. (Japan), 2. AIST (Japan))

The reaction process of vacuum-deposited guani-dinium iodide (GAI) and SnI<sub>2</sub> bi-layer thin films to form organic-inorganic hybrid material GASnI<sub>3</sub> was investigated by using our originally developed in situ infrared (IR) multiple-angle incidence-resolved spectroscopy (MAIRS) – vacuum deposition system. The isothermal reaction process was analyzed quantitatively based on isotropic spectra which were constructed from IR MAIRS spectra. The time dependence of the formation ratio was found to strongly depend on the reaction temperature.

2:30 PM - 2:45 PM

#### [C-2-03] Study on The Coated Solar Cells using Chemically Synthesized SnSe Nanosheets

○Hayato Sato<sup>1</sup>, Yuto Nunomura<sup>1</sup>, Kohki Mukai<sup>1</sup> (1. Yokohama National Univ. (Japan))

Solar cells that use chemically synthesized SnSe nanosheets as the light absorption layer were investigated. SnSe nanosheets are expected as a material for tandem solar cells that can be produced by the coating method. A power conversion efficiency (PCE) of 1.07% was obtained using a light absorption layer in which SnSe nanosheets and PEDOT: PSS were mixed at a volume ratio of 1: 75. The PCE is the highest ever for a similar solar cell obtained using chemically synthesized SnSe nanosheets.

2:45 PM - 3:00 PM

#### [C-2-04] Effect of Substrate Temperature and Annealing Temperature on the Structural, Optical, and Electrical Properties of RF Sputtered Tungsten Oxide Thin Films

Samiya Mahjabin<sup>1</sup>, Md. Mahfuzul Haque<sup>1</sup>, M. S. Jamal<sup>2</sup>, M. S. Bashar<sup>2</sup>, Munira Sultana<sup>2</sup>, Vidhya Selvanathana<sup>1</sup>, K. Sobayel<sup>1</sup>, Kamaruzzaman Sopian<sup>1</sup>, Omd. Akhtaruzzaman<sup>1</sup>

(1. Solar Energy Research Institute (SERI), Universiti Kebangsaan Malaysia (UKM) (@ The National University of Malaysia) (Malaysia), 2. Bangladesh Council of Scientific and Industrial Research, Dhaka-1215, Bangladesh (Bangladesh))

3:00 PM - 3:15 PM

#### [C-2-05] Effects of Additional WO<sub>3</sub> on Heterojunction with Intrinsic Thin Layer Solar Cell

○Doowon Lee<sup>1</sup>, Hee-Dong Kim<sup>1</sup> (1. Sejong Univ. (Korea))

3:15 PM - 3:45 PM

#### [C-2-06] Perovskite/silicon tandem solar cells: paths towards enhanced performance and stability

○Stefaan De Wolf<sup>1</sup> (1. KAUST (Saudi Arabia))

## Session information

### Oral Presentation

06: Photovoltaic / Energy Harvesting / Battery-related Technology

#### [C-3] Perovskite Solar Cells

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 103 (1F)

Session Chair: Naoyuki Shibayama (Toin Univ. of Yokohama), Md. Shahiduzzaman (Kanazawa Univ.)

4:15 PM - 4:45 PM

#### [C-3-01 (Invited)] From ink development to module commercialization, approach, challenges, and opportunities.

○Samy Almosni<sup>1</sup> (1. Saule Technologies (Poland))

4:45 PM - 5:00 PM

#### [C-3-02] Enhanced Performance and Stability of Perovskite Solar Cells Fabricated By Blade-Coating Process

○Bi Shane - Cheng<sup>1</sup>, Yuan Wen Hsiao<sup>2</sup>, Chuan Feng Shih<sup>3</sup>, Hsuan Ta Wu<sup>4</sup>

(1. Univ. of National Cheng-Kung Advanced Material Lab. (Taiwan), 2. Univ. of National Cheng-Kung Advanced Material Lab. (Taiwan), 3. Univ. of National Cheng-Kung Advanced Material Lab. (Taiwan), 4. Univ. Minghsin of Science and Technology (Taiwan))

This study aims to explore the completion of perovskite solar cell technology with a large-area blade coating process. In this study, the structural transformation will be carried out, and the dual active layer will be added to the solar cell structure design and combined with the 2D/3D heterojunction. Using two-dimensional perovskite to reduce the surface defects of three-dimensional perovskite, it finally has excellent performance on solar cells, and the highest efficiency of 15.96% is achieved by the blade coating process in the high humidity atmospheric environment. The device with high stability, after 35 days still keeps the high performance above 15%.

5:00 PM - 5:15 PM

#### [C-3-03] First-principles Theoretical Study on Photo-induced Composition Separation of Mixed-halide Perovskites $\text{CsPb}(\text{I}_x\text{Br}_{1-x})_3$ for Solar-cell Application

○Ami Tomita<sup>1</sup>, Takashi Nakayama<sup>1</sup> (1. Chiba Univ. (Japan))

Mixed-halide perovskites  $\text{CsPb}(\text{I}_x\text{Br}_{1-x})_3$  are promising materials for solar-cell usage because their band gaps can be easily controlled by their halogen compositions. However, they often separate into I-rich and Br-rich phases under photo irradiation, which leads to the instability of optical properties and thus is one of issues for their application. In this work, by the first-principles calculations, we show that the photo-induced carriers promote such composition separation of mixed-halide  $\text{CsPb}(\text{I}_x\text{Br}_{1-x})_3$ , and discuss how to prevent such separation based on the result.

5:15 PM - 5:30 PM

#### [C-3-04] Impedance analysis of light soaking and reverse bias behavior in perovskite solar cell

○Takeshi Tayagaki<sup>1</sup>, Atsushi Kogo<sup>1</sup>, Masahiro Yoshita<sup>1</sup> (1. AIST (Japan))

5:30 PM - 5:45 PM

#### [C-3-05 (Late News)] Highly Efficient Perovskite Solar Cells with Surface Passivation Surpassing 5,000 Hours of Operational Stability

○Ganbaatar Tumen-Ulzii<sup>1</sup>, Toshinori Matsushima<sup>2</sup>, Chihaya Adachi<sup>2</sup>, Samuel D. Stranks<sup>1</sup>

(1. Univ. of Cambridge (UK), 2. Kyushu Univ. (Japan))

5:45 PM - 6:00 PM

#### [C-3-06 (Late News)] High Stable Lead-Free Bismuth based Perovskite Photovoltaics Fabricated by Vacuum Deposition

○Md Shahiduzzaman<sup>1</sup>, Masahiro Nakano<sup>1</sup>, Makoto Karakawa<sup>1</sup>, Jean Michel Nunzi<sup>1</sup>, Tetsuya Taima<sup>1</sup> (1. Kanazawa University (Japan))

## Session information

Oral Presentation

07: Organic / Molecular / Bio-electronics

### [D-1] Micro/Nano technologies for biosensing and interfaces

Tue. Sep 27, 2022 11:30 AM - 12:30 PM 104 (1F)

Session Chair: Takashi Tokuda (Tokyo Tech), Cheng-Hsien Liu (National Tsing Hua Univ.)

11:30 AM - 11:45 AM

#### [D-1-01] Comparison of the H<sub>2</sub>S gas response characteristics of semiconductor gas sensors (HFGFET-, TFT-, and resistor-type) fabricated on the same wafer.

○Gyuweon Jung<sup>1</sup>, Wonjun Shin<sup>1</sup>, Hunhee Shin<sup>1</sup>, Seongbin Hong<sup>1</sup>, Yujeong Jeong<sup>1</sup>, Kangwook Choi<sup>1</sup>, Jinwoo Park<sup>1</sup>, Donghee Kim<sup>1</sup>, Chayoung Lee<sup>1</sup>, Jaehyeon Kim<sup>1</sup>, Woo Young Choi<sup>1</sup>, Jong-Ho Lee<sup>1</sup> (1. Seoul Nat. Univ. (Korea))

So far, various types of semiconductor gas sensors have been proposed. However, there are few comparative studies of various sensor types. Here we compare the H<sub>2</sub>S gas-sensing properties (response and SNR) of HFGFET-, TFT-, and resistor-type gas sensors. FET-type (HFGFET- and TFT-type) gas sensors have different responses depending on the operating region. FET-type gas sensors have the largest response and SNR when operating in the subthreshold region and at V<sub>GS</sub> = V<sub>th</sub>, respectively. In contrast, the resistor-type sensor showed a similar response and SNR regardless of the biasing condition.

11:45 AM - 12:00 PM

#### [D-1-02] Distributed CMOS chip for retinal prosthesis with high-rate stimulation

○Yuki - Nakanishi<sup>1</sup>, Kiyotaka - Sasagawa<sup>1</sup>, Ronnakorn - Siwadamrongpong<sup>1</sup>, Kenzo - Shodo<sup>2</sup>, Yasuo - Terasawa<sup>2</sup>, Hironari - Takehara<sup>1</sup>, Makito - Haruta<sup>1</sup>, Hiroyuki - Tashiro<sup>1,3</sup>, Jun - Ohta<sup>1</sup>

(1. Nara Inst. of Sci. and Tech. (Japan), 2. Nidek Co. LTD (Japan), 3. Kyushu Univ. (Japan))

In this study, we propose a CMOS chip for retinal prosthesis for high-rate stimulation. With an optimized control circuit, the current values of stimulation electrodes were set by only 36 clocks per electrode. We demonstrated operation at a frequency of 2.3 MHz on the prototype chip and a setup time of 17 μs for each electrode.

12:00 PM - 12:15 PM

#### [D-1-03] Design and Evaluation of Light and Dark Adaptation Functions for High QoL Artificial Vision Chip

○Kohei Nakamura<sup>1</sup>, Yaogan Liang<sup>1</sup>, Bang Du<sup>1</sup>, Shengwei Wang<sup>1</sup>, Yuta Aruga<sup>1</sup>, Bunta Inoue<sup>1</sup>, Hisashi Kino<sup>1</sup>, Takafumi Fukushima<sup>1</sup>, Koji Kiyoyama<sup>2</sup>, Tetsu Tanaka<sup>1</sup> (1. Tohoku Univ. (Japan), 2. Nagasaki Inst. of Applied Sci. (Japan))

To cope with the increasing number of visually impaired people due to the aging of the population, research on artificial vision, which reconstructs vision using engineering methods, is being actively conducted. To realize the artificial vision with high QoL, it is important to implement the Light and Dark Adaptation (LDA) function, one of the human retinal functions. Although several methods to implement the LDA function have been proposed using electronic circuits, some issues remain regarding function accuracy and circuit area. This study developed an integrated circuit for artificial vision that realizes a small-area appropriate LDA function with high accuracy by introducing a feedback function that changes the sensitivity control signal in steps.

12:15 PM - 12:30 PM

#### [D-1-04] Controlling Fluorescence Quenching Efficiency of Graphene Oxide to Lipid Bilayers using SiO<sub>2</sub> Layer Fabricated by Atomic Layer Deposition

Jocelyn Min Yuan Lau<sup>1</sup>, Kensaku Kanomata<sup>2</sup>, Fumihiko Hirose<sup>2</sup>, ○Ryugo Tero<sup>1</sup>  
(1. Toyohashi Univ. Tech. (Japan), 2. Yamagata Univ. (Japan))

The SiO<sub>2</sub> layer fabricated by the atomic layer deposition (ALD) method was applied to control the efficiency of the fluorescence quenching of graphene oxide (GO) to supported lipid bilayers (SLBs). Lipid bilayers are the fundamental structure of cell membranes. Lateral and vertical distribution of lipids and proteins in lipid bilayers are essential information to understand the membrane reactions on the molecular level. GO is a chemical derivative of graphene and shows a unique fluorescence quenching property. We aim to control the efficiency of GO quenching to SLB.



## Session information

Oral Presentation

07: Organic / Molecular / Bio-electronics

### [D-2] Biosensor, chips and microfluidic devices for cell functions

Tue. Sep 27, 2022 2:00 PM - 3:45 PM 104 (1F)

Session Chair: Ryugo Tero (Toyohashi Univ. of Tech.), Huang-Ming Chen (NYCU)

2:00 PM - 2:30 PM

#### [D-2-01 (Invited)] Electrochemical imaging system and its application for vascular model and stem cell differentiation

○Hitoshi Shiku<sup>1</sup> (1. Tohoku Univ. (Japan))

2:30 PM - 2:45 PM

#### [D-2-02] High-Sensitivity Extended Gate Field-Effect Transistor-Type Dopamine Sensor Based on Resistance-Coupling Effect

○Tae-Hwan Hyun<sup>1</sup>, Won-Ju Cho<sup>1</sup> (1. Kwangwoon Univ. (Korea))

In this study, we propose an extended gate field-effect transistor (EGFET) based high-sensitivity dopamine (DA) sensor using resistive coupling effect to effectively amplify electrical signals. The constructed dopamine sensor has a structure in which an individual transducer unit and a sensing unit are electrically connected. The SnO<sub>2</sub> sensing membrane of EG had a low dopamine sensitivity of 10.14 mV/log [DA], but the resistance coupling effect greatly amplified the sensitivity of dopamine up to 8.67 times and 87.95 mV/log [DA]. In addition, it was confirmed that the resistance-binding effect can linearly amplify dopamine sensitivity. Therefore, the proposed EGFET-based sensor is expected to be an effective method for fast and accurate detection of dopamine by utilizing the resistive coupling effect.

2:45 PM - 3:00 PM

#### [D-2-03] Fabrication of UCNP (Upconversion Nanoparticle) Disk Device for Non-Invasive Optical Stimulation Therapy of Organ Diseases

○Shimon - Suzuki<sup>1</sup>, Hisashi - Kino<sup>2</sup>, Takafumi - Fukushima<sup>1</sup>, Tetsu - Tanaka<sup>1,2</sup>

(1. Department of Mechanical Systems Engineering, Graduate School of Engineering, Tohoku University (Japan), 2. Department of Biomedical Engineering, Graduate School of Biomedical Engineering, Tohoku University (Japan))

Recently, a method of optical stimulation with an optical fiber by introducing a light-sensitive protein into the vagus nerve leading to the pancreas has been investigated as a treatment for diabetes mellitus. However, the optical fiber-based method has the problem of stimulating organs other than the target organ. Therefore, in this study, we proposed a non-invasive UCNP disk device using upconversion nanoparticles (UCNPs); UCNPs were mixed with a photosensitive resin SU-8 and formed into a disc shape to develop the UCNP disk device. This disc device can be introduced into the whole organ through the pancreatic duct, etc., and non-invasive optical stimulation of specific organs is possible by wirelessly emitting UCNPs. In this study, the UCNP disk device was evaluated by shape evaluation, luminescence test, and In-vitro experiment.

3:00 PM - 3:15 PM

#### [D-2-04] Tumor-on-a chip in 3D microfluidic device for immunotherapy study

○Yu-Chen - Chen<sup>1</sup>, Kang-Yun Lee<sup>2</sup>, Wei-Lun Sun<sup>2</sup>, Wan-Chen Huang<sup>3</sup>, Yu-Shiuan Wang<sup>3</sup>, Wei-Chiao Chang<sup>4</sup>, Cheng-Hsien Liu<sup>1</sup>

(1. National Tsing Hua Univ. (Taiwan), 2. Shuang Ho Hospital (Taiwan), 3. Academia Sinica (Taiwan), 4. Taipei Medical Univ. (Taiwan))

3:15 PM - 3:30 PM

#### [D-2-05] A microdevice towards gene transfer to a cell using non-thermal atmospheric pressure plasma

Seiya Kato<sup>1</sup>, Yuki Tsutsui<sup>1</sup>, ○Shinya Kumagai<sup>1</sup> (1. Meijo Univ. (Japan))

Gene transfer is one of the key technologies in life science. Gene transfer using non-thermal atmospheric pressure plasma is expected to achieve safe and high-efficiency gene transfer among various methods. In this study, a microdevice was developed towards gene transfer to a cell using plasma.

## [D-2-06] A 3D-MICROFLUIDIC DRUG TESTING PLATFORM INFLUENCED BY RETICULATE VENATION OF DICOTS

○Madhushree Poddar<sup>1</sup>, Yu-de Chu<sup>2</sup>, Chau-Ting Yeh<sup>2</sup>, Cheng-Hsien Liu<sup>1</sup>

(1. National Tsing Hua University (Taiwan), 2. Chang Gung Memorial Hospital (Taiwan))

Three-dimensional (3D) tissue models replicating liver architectures and functions are increasingly being needed for regenerative medicine. We present here a simple yet unique polydimethylsiloxane (PDMS) microfluidic chip for an easy setup of a 3D co-culture mimicking liver tumor microenvironment for drug testing. We aim to provide stable culture and open a pathway for various biological applications like drug testing.

This chip contains two co-culture systems counterfeiting tumor microenvironment, including individual control groups in a gelatin methacryloyl (GelMA) hydrogel-based matrix applicable for drug testing.

## Session information

Oral Presentation

07: Organic / Molecular / Bio-electronics

### [D-3] Advanced technologies for bio- and chemical sensing

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 104 (1F)

Session Chair: Nicolas Clement (Univ. of Tokyo), Toshihiro Shimada (Hokkaido Univ.)

4:15 PM - 4:45 PM

#### [D-3-01 (Invited)] 3D nanoelectrode arrays for high resolution neuronal recording at the single cell level.

○Guilhem Larrieu<sup>1,2</sup>, Luca Bettamin<sup>1</sup>, Ines Muguet<sup>1</sup>, Fabrice Mathieu<sup>1</sup>, Tatsuya Osaki<sup>2</sup>, Joel Hernandez<sup>2</sup>, Charline Blatche<sup>1</sup>, Maelle Gilotin<sup>1</sup>, Laurent Mazon<sup>1</sup>, Frank Bardie<sup>1</sup>, Elsa Suberbielle<sup>3</sup>, Yoshiho Ikeuchi<sup>2</sup>, Daniel Dunia<sup>3</sup>  
(1. LAAS-CNRS (France), 2. IIS, Univ. of Tokyo (Japan), 3. Infinity (France))

4:45 PM - 5:00 PM

#### [D-3-02] Spatiotemporal Thermal Management of Homogeneous Oxide Sensor Array for Discrimination of Biomarkers in Mixed Molecules

○Shintaro Nagata<sup>1</sup>, Tsunaki Takahashi<sup>1,2</sup>, Haruka Honda<sup>1</sup>, Motoki Date<sup>1</sup>, Yohsuke Shiiki<sup>3</sup>, Wataru Tanaka<sup>1</sup>, Takuro Hosomi<sup>1,2</sup>, Kazuki Nagashima<sup>1,2</sup>, Hiroki Ishikuro<sup>3</sup>, Takeshi Yanagida<sup>1,4</sup>  
(1. Department of Applied Chemistry, Graduate School of Eng., The Univ. of Tokyo (Japan), 2. JST, PRESTO (Japan), 3. Department of Electronics and Electrical Eng., Keio Univ. (Japan), 4. Inst. for Materials Chemistry and Eng., Kyushu Univ. (Japan))  
We propose a chemical sensor system for discrimination of trace-level biomarkers in mixed molecules based on spatiotemporal thermal management of homogeneous oxide sensor array. Self-Joule-heating modulates chemical reactivity of individual SnO<sub>2</sub> channels, enabling a virtual heterogeneous chemical sensor array operation. Mixed molecules were separately transported to the sensor array via time-series desorption temperature control of silica adsorbents, which densify trace-level molecules in a sample gas. Furthermore, we demonstrate the discrimination of model samples which mimic urine of tumor patients using the proposed sensor system.

5:00 PM - 5:15 PM

#### [D-3-03] A Neuromorphic Olfactory System Using Temporal Encoded Spiking Neural Networks

○Jiseong Im<sup>1,2</sup>, Donghee Kim<sup>1,2</sup>, Woo Young Choi<sup>1,2</sup>, Jong-Ho Lee<sup>1,2</sup>  
(1. Seoul National Univ. (Korea), 2. Inter-Univ. Semiconductor Res. Center (ISRC) (Korea))

An efficient neuromorphic system for fast and reliable gas detection is proposed. FET-type gas sensors with an In<sub>2</sub>O<sub>3</sub> sensing layer are fabricated and measured. Temporal encoded spiking neural network (SNN) predicts the type and concentration of the target gas using the gas responses of the sensors. Only 10 sensors are used and the network successfully detects the type and concentration of H<sub>2</sub>S and NO<sub>2</sub> gases with low error (~3%) and fast inference time (~7 s).

5:15 PM - 5:30 PM

#### [D-3-04] Na<sup>+</sup> sensing and electrochemical noise measured with nano FinFET

○Simon - Grall<sup>1</sup>, Yumi Gosselin<sup>1</sup>, Inès Muguet<sup>2</sup>, Laurent Jalabert<sup>1</sup>, Soo Hyeon Kim<sup>1</sup>, Guilhem Larrieu<sup>2</sup>, Nicolas Clement<sup>1</sup>  
(1. Univ. of Tokyo/LIMMS-CNRS (Japan), 2. LAAS-CNRS (France))

Ion-sensitive field effect transistor (ISFET) are commonly used as pH sensors, but the interactions of these devices with other ions remain poorly understood. Recently, a selective-layer-free approach has been introduced based on the non-Coulombic cation adsorption on the surface of a silicon nanotransistor. We show in this work that this approach can be extended to other devices architecture as illustrated with a micrometer-thick nano FinFET covered by Al<sub>2</sub>O<sub>3</sub> oxide. Sensitivity to Na<sup>+</sup> ion is demonstrated over a wide concentration range (6 orders of magnitude), with signal to noise ratio consistently over 150.

5:30 PM - 5:45 PM

### [D-3-05] H<sub>2</sub>S Sensing Characteristics of the Amplifier Circuit Consisting of pFET-type and Resistor-type Gas Sensors

○Yujeong Jeong<sup>1</sup>, Seongbin Hong<sup>1</sup>, Gyuweon Jung<sup>1</sup>, Wonjun Shin<sup>1</sup>, Woo Young Choi<sup>1</sup>, Jong-Ho Lee<sup>1</sup>

(1. Seoul National Univ. (Korea))

We investigate the H<sub>2</sub>S sensing characteristics of the amplifier circuit consisting of the pFET- and resistor-type gas sensor. The pFET- and resistor-type gas sensors are fabricated on the same substrate. When exposed to H<sub>2</sub>S gas, the drain current of the pFET-type gas sensor decreases while the current of the resistor-type gas sensor increases. The V<sub>out</sub> of the amplifier circuit changes more sensitively to gas molecules than that of other amplifier circuits since the pFET-type sensor has complementary sensing characteristics to the resistor-type sensor.

5:45 PM - 6:00 PM

### [D-3-06] Detection of Lysophosphatidylcholine, a Sepsis Biomarker, from Complex Solution and Plasma, in Few Minutes, using Silanized Porous Silicon Surfaces and Desorption Ionization on Silicon Mass Spectrometry.

○Antonin Lavigne<sup>1</sup>, Benoit Gilquin<sup>2</sup>, Vincent Jousseume<sup>2</sup>, Marc Veillerot<sup>2</sup>, Thomas Géhin<sup>3</sup>, Céline Chevalier<sup>3</sup>, Cécile Jamois<sup>3</sup>, Yann Chevolot<sup>3</sup>, Magali Phaner-Goutorbe<sup>1</sup>, Christelle Yeromonahos<sup>1</sup>

(1. Univ. Lyon, Ecole Centrale de Lyon (France), 2. Univ. Grenoble Alpes, CEA Leti (France), 3. Univ. Lyon, CNRS (France))

In the present study, we propose a tool for Lyso-PC trapping, from plasma, based on porous silanized silicon surfaces and compatible with Desorption Ionization on Silicon Mass Spectrometry (DIOS-MS) detection. Results show that by tuning the chemical nature of the silane monolayer, the Lyso-PC MS detection signal can be improved enough to overcome the use of an organic matrix and to allow direct detection in plasma samples, without any pre-treatment steps.

## Session information

Oral Presentation

10: Thin Film Electronics: Oxide / Non-single Crystalline / Novel Process

### [E-1] Emerging Thin Film Devices and Technologies

Tue. Sep 27, 2022 11:30 AM - 12:45 PM 105 (1F)

Session Chair: Jun Koyama (Semiconductor Energy Lab.), Juan Paolo Bermundo (NAIST)

11:30 AM - 11:45 AM

#### [E-1-01] Reliability Study of Stacked high-k Metal-Insulator-Metal Capacitors

Wei-Hua Chen<sup>1</sup>, OGui-Sheng Chao<sup>1</sup>, Chrong-Jung Lin<sup>1</sup>, Ya-Chin King<sup>1</sup> (1. Univ. of Hsinchu (Taiwan))

11:45 AM - 12:00 PM

#### [E-1-02] Room-temperature processable highly amorphous transparent B-doped In<sub>2</sub>O<sub>3</sub> for use as a flexible conductive film

OShun Mori<sup>1</sup>, Ayumu Nodera<sup>1</sup>, Kotaro Watanabe<sup>1</sup>, Kaito Murano<sup>1</sup>, Shinya Aikawa<sup>1</sup> (1. Kogakuin Univ. (Japan))

Recently, completely amorphous transparent conductive oxides are strongly much attention for realization of next-generation flexible devices. In this study, we fabricated highly amorphous B-doped In<sub>2</sub>O<sub>3</sub> (IBO) with comparable electrical properties of a commercial ITO, even at room temperature deposition. We also demonstrated a bending test to compare mechanical flexibility with ITO. The result showed that the IBO forms large domains with polygonal shape. We believe that the domain shape is important to improve mechanical flexibility of brittle oxide thin-films.

12:00 PM - 12:15 PM

#### [E-1-03] Optical Properties of C-axis Oriented Polycrystalline GaN Thin Layer on Si (001) substrate grown by RF-MBE

OShyun Koshiba<sup>1</sup>, Takeshi Kuraoka<sup>1</sup>, Kazuhiro Morishita<sup>1</sup>, Hidefumi Akiyama<sup>2</sup>, Naoshi Takahashi<sup>3</sup>, Hayato Miyagawa<sup>1</sup>, Yasuhiro Tanaka<sup>1</sup> (1. Kagawa University (Japan), 2. Univ. of Tokyo (Japan), 3. Kagawa University (Japan))

Optical properties of c-axis oriented polycrystalline GaN on the Si (001) substrates formed by plasma assisted molecular beam epitaxy were studied. Light emission near the band edge of polycrystalline GaN was observed by PL measurement at room temperature. From the red shift of the peak and the size of the peak width, the effects of lattice strain with the Si substrate and grain boundaries, on fluctuation in the GaN bandwidth were clarified. As a result of Voigt function fitting of the PL spectrum at 77K, it was clarified that there are three energy levels related to the GaN near band edge and crystalline defects.

Results of room temperature PL measurement of samples with GaN layers of different thickness and samples with an AlN barrier layer in between GaN and Si substrate, thickness of the surface depletion layer of the c-axis oriented polycrystalline GaN is smaller than 20 nm, while the thickness of the depletion layer from the GaN / Si interface is between 20 nm and 100 nm.

12:15 PM - 12:30 PM

#### [E-1-04 (Late News)] HfO<sub>2</sub>-based ferroelectric-gated variable-area capacitors

OTakaaki Miyasako<sup>1</sup>, Shingo Yoneda<sup>1</sup>, Tadasu Hosokura<sup>1</sup>, Masahiko Kimura<sup>1</sup>, Eisuke Tokumitsu<sup>2</sup> (1. Murata Manufacturing Co., Ltd. (Japan), 2. Japan Advanced Institute of Science and Technology (JAIST) (Japan))

12:30 PM - 12:45 PM

#### [E-1-05] pH Sensing Enhancement for ALD High-k Membrane By Stack Structures and Post annealing In LAPS

OJiun Han Yen<sup>1</sup>, Yu Cheng Yang<sup>2</sup>, Nai Chuan Chen<sup>1,2</sup>, Chia Ming Yang<sup>1,2,3,4</sup> (1. Inst. of Electro-Optical Engineering, Chang Gung Univ. (Taiwan), 2. Department of Electronic Engineering, Chang Gung Univ. (Taiwan), 3. Department of Nephrology, Chang Gung Memorial Hospital (Taiwan), 4. Department of Materials Engineering, Ming-Chi Univ. Tech. (Taiwan))

The atomic deposition system (ALD) is one of the best methods to deposit high-k oxide thin films and the stacked structure, which can greatly improve the stability of the device performance. Therefore, a high-quality pH sensing membrane constructed by the stack structure with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> nm-scale films in-situ layer-by-layer process by ALD system is proposed in this study. The total thickness of this stack structure is 24 nm, which is composed with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> layer with thickness of 6 and 6 nm for 2 cycles in sequence. In this fabricated sensing membrane on Si-based light-addressable potentiometric sensor (LAPS), an N<sub>2</sub> RTA treatment at 400°C was used to improve the hydrogen ion sensitivity, linearity, hysteresis and drift to be 54.9 mV/pH, 99.9%, 4.16 mV and -0.35 mV/h, respectively. This superior pH sensing performance can be recommended to apply in the field-effect sensors.

Keywords — Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, high-k, LAPS, photo current, RTA, stacked structure

## Session information

Oral Presentation

10: Thin Film Electronics: Oxide / Non-single Crystalline / Novel Process

### [E-2] Advanced Group IV Thin Film Devices and Technologies

Tue. Sep 27, 2022 2:00 PM - 4:00 PM 105 (1F)

Session Chair: Shin-ichiro Kuroki (Hiroshima Univ.), Ryo Matsumura (NIMS)

2:00 PM - 2:30 PM

#### [E-2-01 (Invited)] In-situ observations of crystal growth behaviors of silicon during solidification

○Kozo Fujiwara<sup>1</sup> (1. Tohoku Univ. (Japan))

2:30 PM - 2:45 PM

#### [E-2-02] Characteristics of FD-SOI-MOSFETs using low-temperature sputtering SiO<sub>2</sub> gate insulator with high pressure water annealing

○Wenchang Yeh<sup>1</sup>, Masato Ohya<sup>1</sup>, Yusaku Magari<sup>1</sup> (1. Shimane University (Japan))

n channel MOSFET were fabricated on intrinsic 60nm-Si SOI substrate using low-temperature sputtering SiO<sub>2</sub> gate insulator (GI) combined with high pressure water annealing (HWA), in order to reveal potential of low-temperature sputtering SiO<sub>2</sub> as GI. In order to prevent unwanted contamination of carbon at channel interface from photoresist, resistless process was used. The maximum process temperature after GI formation was 580°C. Resultant characteristics are field effect mobility  $\mu$  of 676 cm<sup>2</sup>/Vs, subthreshold swing  $SS$  of 122 mV/dec,  $V_{th}$  of 0.9 V, and  $I_{on}/I_{off}$  of  $6 \times 10^8$ .

2:45 PM - 3:00 PM

#### [E-2-03] A Novel Scheme for Fabrication of T-Gate Polysilicon Thin Film Transistors with Lightly Doped Drain

○Cheng-Kuei Lee<sup>1</sup>, Po-Hsun Yu<sup>1</sup>, Chang-Mao Wu<sup>1</sup>, Pei-Wen Li<sup>1</sup>, Horng-Chih Lin<sup>1</sup> (1. National Yang Ming Chiao Tung Univ. (Taiwan))

We report a novel approach for fabricating T-gate polysilicon thin film transistors (T-gate TFTs) with lightly doped drain (LDD) structures using a single process step of S/D implantation. The fabrication is thus greatly simplified as compared to conventional LDD formation scheme. Moreover, the T-gate device exhibits not only suppressed off-state leakage but also much higher current drive than that of conventional poly-Si TFT without LDD.

3:00 PM - 3:15 PM

#### [E-2-04] Implantation-Free Vertically Stacked GAA Poly-Si Nanosheet FETs with Raised Source/Drain

○Po-Yi Kuo<sup>1</sup>, Po-Yang Huang<sup>1</sup>, Yu-Cheng Chou<sup>1</sup>, Cing-Long Huang<sup>1</sup>, Yu-Ming Chiu<sup>1</sup>  
 (1. Department of Electronic Engineering, Feng Chia University (Taiwan))

The implantation-free vertically stacked gate-all-around (GAA) poly-Si nanosheet (NS) FETs (VS GAA Poly-Si NSTs) with raised S/D have been successfully fabricated and demonstrated. The proposed VS GAA Poly-Si NSTs with 2 NS channels exhibit improved electrical characteristics and low gate operation voltages compared with conventional SPC planar poly-Si TFTs.

3:15 PM - 3:30 PM

#### [E-2-05] First Demonstration of Rectifying Schottky Contact on Polycrystalline P-Type Ge Using ZrN Electrode

○Kenta Moto<sup>1,2</sup>, Kaoru Toko<sup>3</sup>, Tomonari Takayama<sup>1</sup>, Toshifumi Imajo<sup>3</sup>, Keisuke Yamamoto<sup>1</sup>  
 (1. Kyushu Univ. (Japan), 2. JSPS Research Fellow (Japan), 3. Univ. of Tsukuba (Japan))

3:30 PM - 3:45 PM

#### [E-2-06] Realization of Highly-Strained n-type Ge-on-Insulator by CW Laser Annealing

○Rahmat Hadi Saputro<sup>1,2</sup>, Ryo Matsumura<sup>1</sup>, Naoki Fukata<sup>1,2</sup> (1. NIMS (Japan), 2. Univ. of Tsukuba (Japan))

In order to enhance the quasi-direct band emission on Ge-based materials, we investigated the implementation of both tensile strain and n-type doping on the Ge-on-insulator (GeOI) structure. Our microsecond CW laser annealing technique was utilized to crystallize the Sb-doped Ge, and we successfully realized the highly tensile-strained n-type Ge-on-Insulator.

3:45 PM - 4:00 PM

#### [E-2-07 (Late News)] Real-Time and Atomic-Scale Observation of Local Solid-Phase Epitaxial Growth in Thin Silicon Film

○Manabu Tezura<sup>1</sup>, Takanori Asano<sup>1</sup>, Riichiro Takaishi<sup>1</sup>, Mitsuhiro Tomita<sup>1</sup>, Masumi Saitoh<sup>1</sup>, Hiroki Tanaka<sup>1</sup> (1. KIOXIA Corp. (Japan))

## Session information

Oral Presentation

10: Thin Film Electronics: Oxide / Non-single Crystalline / Novel Process

### [E-3] Oxide Semiconductor TFT

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 105 (1F)

Session Chair: Tsutomu Tezuka (KIOXIA Corp.), Cuan Liu (Sun Yat-sen Univ.)

4:15 PM - 4:45 PM

#### [E-3-01 (Invited)] Electrical Characteristic and Stability of Indium-Oxide Based Nanosheet Transistor with Different Metal Dopants

 ○Po-Tsun Liu<sup>1</sup>, Zhen-Hao Li<sup>1</sup>, Tsung-Che Chiang<sup>1</sup>, Hsin-Hua Lee<sup>1</sup>, Chun-Hao Tu<sup>1</sup> (1. NYCU (Taiwan))

4:45 PM - 5:00 PM

#### [E-3-02] Contiguous Plasma-Enhanced ALD for High-Performance Zinc Oxide TFTs

 ○Ben Daniel Rowlinson<sup>1</sup>, Jiale Zeng<sup>1</sup>, Vasilios Mourgelas<sup>1</sup>, Christian Patzig<sup>2</sup>, Lutz Berthold<sup>2</sup>, Joshua Daniel Akrofi<sup>1</sup>, Martin Ebert<sup>1</sup>, Harold Chong<sup>1</sup> (1. Univ. of Southampton (UK), 2. Fraunhofer Inst. IMWS (Germany))

Metal-oxide thin-film transistors are a promising technology for enabling future advances in display drivers and heterogeneous integration. Plasma-enhanced atomic layer deposition (PEALD) tools with multiple precursors allow contiguous deposition of high-quality metal-oxide semiconductors and insulators, which are deposited in sequence without breaking vacuum. We demonstrate low hysteresis ZnO TFTs with mobility above  $16 \text{ cm}^2/(\text{Vs})$ , subthreshold swing of 115 mV/dec, and on/off current ratio of  $2.5 \times 10^9$ . Combining outstanding performance across all parameters is rare in low-temperature ZnO TFTs making our devices competitive with the state of the art and highly attractive for future voltage driver circuits and heterogeneous integration.

5:00 PM - 5:15 PM

#### [E-3-03] High Performance Ta-Doped $\beta\text{-Ga}_2\text{O}_3$ MISFET with h-BN Dielectric and Its Carrier Scattering Mechanisms

 ○Xiao-Xi Li<sup>1</sup>, Yu Sun<sup>2</sup>, Yu-Chun Li<sup>1</sup>, Rui Zhang<sup>2</sup>, Chang-Tai Xia<sup>3</sup>, Ying-Guo Yang<sup>1</sup>, Hong-Liang Lu<sup>1</sup> (1. Fudan Univ. (China), 2. Zhejiang Univ. (China), 3. Shanghai Inst. of Opt./Fine Mech., CAS (China))

5:15 PM - 5:30 PM

#### [E-3-04] Structural Relaxation of Rare-Metal-Free Oxide Semiconductors for Control of Bias Stress-Induced Instability in Solution-Processed Transistors

 ○Yu-Jin Hwang<sup>1</sup>, Do-Kyung Kim<sup>1</sup>, Sang-Hwa Jeon<sup>1</sup>, Ziyuan Wang<sup>1</sup>, Sin-Hyung Lee<sup>1,2</sup>, In-Man Kang<sup>1,2</sup>, Jaewan Jang<sup>1,2</sup>, Jin-Hyuk Bae<sup>1,2</sup> (1. Eng of Electronic and electrical, Univ. of Kyungpook (Korea), 2. Eng of Electronics, Univ. of Kyungpook (Korea))

Here, we investigate the effects of structural relaxation (SR) on bias stability in solution-processed rare-metal-free Zinc-Tin-Oxide (ZTO) thin-film transistors (TFTs). To demonstrate the effects of SR, the annealing time of ZTO semiconductor was controlled. As the annealing time increased, the negative bias stress stability deteriorated due to the SR effect, especially increase of oxygen vacancy in ZTO. In contrast, the localized states near conduction band in ZTO decreased owing to the reduction of the free volume and the stabilization of the local atomic condition by additional thermal energy as the annealing time increased. As a result, positive bias stress stability was improved by SR. This study might contribute to the optimization of semiconductor activation for minimizing the negative and positive bias-induced instability of newly emerged rare-metal-free oxide semiconductor TFTs.

5:30 PM - 5:45 PM

#### [E-3-05] Atomic Layer Deposited Ultra-Thin Indium Zinc Oxide Channel Thin Film Transistor

 Yan-Kui Liang<sup>1</sup>, ○Wei-Li Lee<sup>1</sup>, Jing-Wei Lin<sup>1</sup>, Sih-Rong Wu<sup>1</sup>, Tsung-Ying Yang<sup>1</sup>, Li-Chi Peng<sup>1</sup>, Tsung-Te Chou<sup>2</sup>, Chi-Chung Kei<sup>2</sup>, Edward-Yi Chang<sup>1</sup>, Chun-Hsiung Lin<sup>1</sup> (1. National Yang Ming Chiao Tung University (Taiwan), 2. Taiwan Instrument Research Institute, National Applied Research Laboratories (Taiwan))

### [E-3-06] Utilizing Dual-stacked IGZO channel structure to Achieve Optical Memories Application

○Kuan-Ju Zhou<sup>1</sup>, Ting-Chang Chang<sup>1</sup>, Simon M. Sze<sup>2</sup>, Ya-Ting Chien<sup>1</sup>, Po-Yu Yen<sup>1</sup>

(1. National Sun Yat-Sen University, Kaohsiung 80424, Taiwan. (Taiwan), 2. National Yang Ming Chiao Tung Hsinchu, 300, Taiwan. (Taiwan))

Through bandgap engineering, a dual-stacked IGZO channel layer device (IGZO with higher Zinc content/IGZO) was fabricated. The more Zn content in IGZO, the larger the energy band gap, which can be used as a buried channel design. Buried channel designs can be used for lower subthreshold swing and higher mobility. In addition, using the characteristics of Zn interstitial and Zn vacancy hole traps of the more Zn contents IGZO channel layer can cause the threshold voltage shift. Therefore, this device structure can be effectively used for optoelectronic memory storage during the operation of dual-gate IGZO TFTs.



## Session information

Oral Presentation

02: Advanced and Emerging Memories / New Applications

### [F-1] Ferroelectric Memory Materials

Tue. Sep 27, 2022 11:30 AM - 12:30 PM 201 (2F)

Session Chair: Halid Mulaosmanovic (GlobalFoundries), Norikatsu Takaura (Hitachi, Ltd.)

11:30 AM - 11:45 AM

#### [F-1-01] Fabrication of Thin Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Film by Millisecond Flash Lamp Annealing

Yasuo Nara<sup>1</sup>, Yuto Ota<sup>1</sup>, Hideaki Tanimura<sup>2</sup>, Hikaru Kawarazaki<sup>2</sup>, Shin'ichi Kato<sup>2</sup>  
(1. Univ. of Hyogo (Japan), 2. SCREEN Semiconductor Solutions Co., Ltd. (Japan))

A ferroelectric  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  (HZO) thin film was formed by a short-time heat treatment using flash lamp annealing. For 10nm thick HZO, remnant polarization of about 30  $\mu\text{C}/\text{cm}^2$  was obtained with higher endurance than RTA treatment. Further improvement of endurance was confirmed for thinner (5nm) HZO film.

11:45 AM - 12:00 PM

#### [F-1-02] Formation of ferroelectric $\text{ZrO}_2$ film in ultra-thin region by sputtering method

Shigehisa Shibayama<sup>1</sup>, Jotaro Nagano<sup>1</sup>, Mitsuo Sakashita<sup>1</sup>, Osamu Nakatsuka<sup>1,2</sup>  
(1. Nagoya Univ. (Japan), 2. IMaSS, Nagoya Univ. (Japan))

We examined the formation of ultra-thin ferroelectric  $\text{ZrO}_2$  films on the TiN bottom electrode using a sputtering method in conjunction with post oxidation treatment. We found that high-temperature sputtering and post plasma oxidation at room temperature successfully forms ferroelectric  $\text{ZrO}_2$  films. Furthermore, we demonstrated the formation of ferroelectric  $\text{ZrO}_2$  in the ultra-thin region down to 6 nm. Finally, we discussed the possibility of further improvement of the  $\text{ZrO}_2$  ferroelectricity.

12:00 PM - 12:15 PM

#### [F-1-03] Conflicting Effect of Oxygen Vacancy in the Bulk and at the Interface on Endurance of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Ferroelectric Thin Film

Danyang Chen<sup>1</sup>, Tianning Cui<sup>1</sup>, Shuman Zhong<sup>1</sup>, Liying Wu<sup>1</sup>, Jingquan Liu<sup>1</sup>, Mengwei Si<sup>1</sup>, Xiuyan Li<sup>1</sup>  
(1. Shanghai Jiao Tong Univ. (China))

This paper discusses two sides to oxygen vacancy ( $\text{V}_\text{O}$ ) in endurance of  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$  ferroelectric films: 1)  $\text{V}_\text{O}$  in the bulk improves the endurance with a strong wake-up effect due to enhancing the formation of tetragonal phase, and 2)  $\text{V}_\text{O}$  at the interface degrades the endurance with easier breakdown. Cutting off the kinetic linkage between two kinds of  $\text{V}_\text{O}$  is a key to the endurance enhancement.

12:15 PM - 12:30 PM

#### [F-1-04] Demonstration of Ultra-thin Sub-10 nm Indium Oxide ( $\text{In}_2\text{O}_3$ ) Field-Effect-Transistors (FETs) by Sputtering Deposition with Annealing-Free Toward BEOL Memory Applications

Zhao-Feng LOU<sup>1</sup>, Chun-Yu Liao<sup>1</sup>, Kuo-Yu Hsiang<sup>1,2</sup>, Chen-Ying Lin<sup>1</sup>, Jia-Yang Lee<sup>1</sup>, Pin-Huan Chen<sup>3</sup>, Wei-Chang Ray<sup>1</sup>, Zhi-Xian Li<sup>1</sup>, Han-Chen Tseng<sup>1</sup>, Fu-Sheng Chang<sup>1</sup>, Chun-Chieh Wang<sup>1</sup>, Jeng-Han Tsai<sup>3</sup>, Ming-Han Liao<sup>4</sup>, Min-Hung Lee<sup>1</sup>  
(1. Inst. and Undergraduate Program of Electro-Optical Engineering, National Taiwan Normal Univ. (Taiwan), 2. Department of Electronics Engineering, National Yang Ming Chiao Tung Univ. (Taiwan), 3. Department of Electrical Engineering, National Taiwan Normal Univ. (Taiwan), 4. Department of Mechanical Engineering, National Taiwan Univ. (Taiwan))

Sub-10 nm  $\text{In}_2\text{O}_3$  Field-Effect-Transistors (FETs) by sputtering deposition with annealing-free is demonstrated for high on/off ratio  $10^6$  and low operation voltage 4V. The ultra-thin 4 nm and 10 nm of  $\text{In}_2\text{O}_3$  are validated by HR-TEM and EDS, as well as the mobility extracted as 1  $\text{cm}^2/\text{V}\cdot\text{s}$  and 4  $\text{cm}^2/\text{V}\cdot\text{s}$ , respectively. The FeMFET of the proposed  $\text{In}_2\text{O}_3$  FET with ferroelectric  $\text{HfZrO}_2$  capacitor shows hysteretic Threshold voltage shift for memory capability and is feasible for back end of line (BEOL) application.

## Session information

Oral Presentation

02: Advanced and Emerging Memories / New Applications

### [F-2] PCM, MRAM, and RRAM

Tue. Sep 27, 2022 2:00 PM - 3:30 PM 201 (2F)

Session Chair: Atsushi Himeno (Panasonic Corporation), Laurent Grenouillet (CEA-Leti)

2:00 PM - 2:15 PM

#### [F-2-01] Study of Write Error Rate in MRAM with Fixed Voltage Input

○Lihua An<sup>1</sup>, Yue Xin<sup>1</sup>, Zhengping Yuan<sup>1</sup>, Yumeng Yang<sup>1</sup>, Zhifeng Zhu<sup>1</sup> (1. ShanghaiTech Univ. (China))

The write error rate (WER) is studied in the bit cell driven by a fixed voltage. A new simulation framework is developed to enable the co-simulation of magnetic tunnel junction (MTJ) and transistor. In contrast to the commonly known result, the WER has a significant dependence on the device properties such as the resistance and the area of MTJ. For the devices studied here, the WER decreases from 31% to 3% as the resistance is increased from 1kΩ to 6kΩ, and the WER increases from 31% to 67% when the area is increased from 50nm×50nm to 100nm×100nm. In addition, our results show that the device with a higher resistance-area product can be more attractive when one has a strict requirement on the WER.

2:15 PM - 2:30 PM

#### [F-2-02] Improved State Stability of PCMO-based RRAM by Asymmetric Programming Voltage for Convolutional Kernels

○Eunryeong Hong<sup>1</sup>, Seonuk Jeon<sup>2</sup>, Heebum Kang<sup>1</sup>, Hyun Wook Kim<sup>1</sup>, Nayeon Kim<sup>1</sup>, Kibong Moon<sup>3</sup>, Jiyong Woo<sup>1</sup>

(1. Kyungpook National University, School of Electronic and Electrical Engineering (Korea), 2. Kyungpook National University, School of Electronics Engineering (Korea), 3. Pohang University of Science and Technology, Department of Materials Science and Engineering (Korea))

2:30 PM - 2:45 PM

#### [F-2-03] Effect of SiN Sidewall and Reference-Layer-Thickness Dependence of MR Ratio for High Performance STT-MRAM

○Yoshiteru Amemiya<sup>1</sup>, Junichi Tsuchimoto<sup>1,2</sup>, Hiroyuki Hosoya<sup>2</sup>, Hiroki Nakanishi<sup>1</sup>, Chihiro Watanabe<sup>1</sup>, Akinobu Teramoto<sup>1</sup>  
(1. Hiroshima Univ. (Japan), 2. CANON ANELVA Corp. (Japan))

For high performance spin transfer torque magnetic random access memory (STT-MRAM), an ion beam etching (IBE) is improved and a thickness of reference layer is controlled. In the improved process, a fabrication process of SiN sidewall is included. Magnetoresistance (MR) ratio of the fabricated device with the IBE angle of 20° becomes larger than that of 60° because of edge current suppression by the SiN sidewall and etching damage suppression by decreasing IBE angle. The thickness dependence of the reference layer is investigated, when the reference layer is FeB and the thickness is 0.7, 0.9 or 1.05 nm. The MR ratio increases with increase of the reference layer thickness. The MR ratio of ~180% can be achieved, when the FeB thickness is 1.05 nm.

2:45 PM - 3:00 PM

#### [F-2-04] Hf<sub>1-x</sub>Zr<sub>x</sub>O<sub>2</sub> RRAM Prepared via Co-Sputtering with High Uniformity, Fast Switching Time of 10 ns, and Low Switching Energy of 20 pJ

○Quanzhou Zhu<sup>1</sup>, Jun Lan<sup>1</sup>, Bing Zhou<sup>1</sup>, Muhammad Zaheer<sup>1</sup>, Jinxuan Liang<sup>1</sup>, Peng Chen<sup>1</sup>, Feichi Zhou<sup>1</sup>, Longyang Lin<sup>1</sup>, Guobiao Zhang<sup>1</sup>, Mei Shen<sup>1</sup>, Xuwei Feng<sup>2</sup>, Zhen Chen<sup>3</sup>, Zhixiong Li<sup>3</sup>, Yida Li<sup>1</sup>

(1. Southern University of Science and Technology (China), 2. Shanghai Jiao Tong University (China), 3. Shenzhen Longsys Electronics Co., Ltd (China))

In this work, the performance enhancement of HfxZr1-xO2 (HZO) using co-sputtering is reported. The HZO RRAMs shows reduced operating voltages (by 30%) as compared to control HfO2 and ZrO2 RRAMs respectively, attributed to the increase of oxygen vacancies as a result of the Zr alloying. Consequently, DC endurance greater than 350 cycles, retention time exceeding 104 s, fast switching time down to 10 ns, and switching energy of 20 pJ were achieved. Furthermore, characterization of multiple HZO RRAMs shows excellent uniformity (coefficient of variation less than 0.8), thus paving a potential path-way for further development of HZO RRAM for use in future storage and computing applications.

3:00 PM - 3:15 PM

## [F-2-05] Investigation of Structure Evolution and Oxygen-ion Migration in LaCoO<sub>x</sub>-Based Resistance Random Access Memory

○Yen Jung Chen<sup>1</sup>, Hung-Yang Lo<sup>1</sup>, Jan-Chi Yang<sup>2</sup>, Wen-Wei Wu<sup>1</sup>

(1. National Yang Ming Chiao Tung University (Taiwan), 2. National Cheng Kung University (Taiwan))

Resistive switching occurs in a wide range of materials among the transition metal oxides (TMO). In this work, we utilize epitaxial ternary metal oxides layer, LaCoO<sub>x</sub> (LCO), which grows on Nb-doped SrTiO<sub>3</sub> (Nb-STO) substrate as RRAM device. We deposited Au/Ti metal as the top electrode, and measured the SET and RESET process with more than 900 cycles. In order to reveal the resistive switching behaviors, we use the TEM and STEM to observe the structure evolution and oxygen-ion migration in LaCoO<sub>x</sub>.

From the TEM results and corresponding Fast-Fourier-Transform Diffraction pattern (FFT-DP), the functionalities of LaCoO<sub>x</sub> films can be manipulated by distinct voltage. It is clearly demonstrated that the structure changes from monocrystalline to polycrystalline. This study not only revealed the oxygen-ion migration of LaCoO<sub>x</sub> but also proved it to be the promising candidate for RRAM application.

3:15 PM - 3:30 PM

## [F-2-06] Breaking the Thermal Stability Limit of Phase-Change Materials for Embedded Memory thanks to Innovative N-doped GeSe<sub>1-x</sub>Te<sub>x</sub> Alloys

○Martina Tomelleri<sup>1,2</sup>, Anthony Albanese<sup>1</sup>, Chiara Sabbione<sup>1</sup>, Niccolo Castellani<sup>1</sup>, Christophe Licitra<sup>1</sup>, Valentina M. Giordano<sup>3</sup>, Daniel Benoit<sup>2</sup>, Françoise Hippert<sup>4</sup>, Pierre Noe<sup>1</sup>

(1. Inst. CEA-LETI, F-38000, Grenoble (France), 2. Indus. STMicroelectronics, F-38926 Crolles (France), 3. ILM, UMR 5306 Univ. Lyon 1-CNRS, F-69622 Villeurbanne Cedex (France), 4. Univ. Grenoble Alpes, CNRS, Grenoble INP, LMGP, F-38000 Grenoble (France))

Recently, we revealed the unprecedented high thermal stability offered by the novel chalcogenide phase-change GeSe<sub>1-x</sub>Te<sub>x</sub> alloys. The latter is of paramount interest for non-volatile PCM memory requiring high-temperature data retention. Herein, we investigate for the first time the effect of N incorporation in Ge-Se-Te thin films. We show that the thermal and programming performances in device can be potentially boosted thanks to the addition of ~10 at.% of nitrogen, making N-doped GeSe<sub>1-x</sub>Te<sub>x</sub> an extremely promising material for embedded PCM memories.

## Session information

Oral Presentation

02: Advanced and Emerging Memories / New Applications

### [F-3] Ferroelectric Devices

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 201 (2F)

Session Chair: Laurent Grenouillet (CEA-Leti), Hiroshi Naganuma (Tohoku Univ.)

4:15 PM - 4:45 PM

#### [F-3-01 (Invited)] HfO<sub>2</sub>-based FeRAM, from material perspective to circuit application

○Jean Coignus<sup>1</sup>, Terry Francois<sup>1</sup>, Julie Laguerre<sup>1</sup>, Simon Martin<sup>1</sup>, Catherine Carabasse<sup>1</sup>, Nicolas Vaxelaire<sup>1</sup>, Adam Makosiej<sup>2</sup>, Bastien Giraud<sup>2</sup>, Francois Andrieu<sup>1</sup>, Laurent Grenouillet<sup>1</sup> (1. CEA-Leti (France), 2. CEA-LIST (France))

4:45 PM - 5:00 PM

#### [F-3-02] Physical Origin of Ferroelectric-like Behaviors in MIM with Amorphous Dielectric

○Huan Liu<sup>1</sup>, Jing Li<sup>2</sup>, Chengji Jin<sup>1</sup>, Jiajia Chen<sup>1</sup>, Ze Feng<sup>3</sup>, Yan Liu<sup>2</sup>, Hong Dong<sup>3</sup>, Xiao Yu<sup>1</sup>, Genquan Han<sup>2</sup>  
(1. Zhejiang Lab (China), 2. Xidian University (China), 3. Nankai University (China))

The physical origin of the ferroelectric-like characteristics in metal-insulator-metal (MIM) structures with amorphous (a-) dielectric enabled by oxygen ions (O<sup>2-</sup>) and vacancies (Vo<sup>2+</sup>) migration are systematically investigated by modulating the metal-insulator interface and dielectric thickness. It is found that O<sup>2-</sup> and Vo<sup>2+</sup> originate from the interface between metal nitride and a-ZrO<sub>2</sub> film, drifting through the path in a-ZrO<sub>2</sub> film under the applied electric field to form the long-range movement induced polarization. Furthermore, the polarization has a thickness-dependent saturation due to ions pinning.

5:00 PM - 5:15 PM

#### [F-3-03] Universal Phase Transition on the Polarization Switching Cycling of Antiferroelectric/Ferroelectric Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub> towards high endurance performance

○Danyang Chen<sup>1</sup>, Shuman Zhong<sup>1</sup>, Tianning Cui<sup>1</sup>, Liying Wu<sup>1</sup>, Jingquan Liu<sup>1</sup>, Mengwei Si<sup>1</sup>, Xiuyan Li<sup>1</sup>  
(1. Shanghai Jiao Tong Univ. (China))

In this paper, we clarify a universal route of tetragonal-orthorhombic-monoclinic (T-O-M) phase transition on the polarization switching cycling of antiferroelectric/ferroelectric Hf<sub>x</sub>Zr<sub>1-x</sub>O<sub>2</sub> (AFE/FE-HZO) system and develop a phase engineering method toward high endurance of AFE/FE memory devices. In addition, a 10<sup>12</sup> endurance on 6 nm AFE HZO under 4.5 MV/cm and 1 MHz is achieved to demonstrate the potential of this strategy.

5:15 PM - 5:30 PM

#### [F-3-04] Electrical Assessment of Scaled HfO<sub>2</sub>-Based BEOL-Integrated FTJs Leading to Multi-Level Capability Demonstration

○Justine Barbot<sup>1</sup>, Jean Coignus<sup>1</sup>, François Triozon<sup>1</sup>, Catherine Carabasse<sup>1</sup>, Olivier Glorieux<sup>1</sup>, François Aussenac<sup>1</sup>, François Andrieu<sup>1</sup>, Laurent Grenouillet<sup>1</sup> (1. CEA-Leti, Univ. Grenoble Alpes, F-38000 Grenoble, France (France))

CMOS compatible TiN/HfO<sub>2</sub>:Si/Al<sub>2</sub>O<sub>3</sub>/TiN Ferroelectric Tunnel Junctions (FTJs) integrated in a 130nm Back-End of Line (BEOL) process are reported. FTJ device operation dependence on cycling conditions is assessed. Switching kinetic of FTJ is then studied and yields to the successful programming of four read-disturb-free conductance levels. These results confirm the potential of bilayer FTJs for scalability and future neuromorphic applications.

5:30 PM - 5:45 PM

#### [F-3-05] Nanosecond Laser Annealing Based Wake-up of Ferroelectric HfZrO<sub>2</sub> Capacitors for BEOL Compatible and High Throughput FeRAM

○Jia-Yang - Lee<sup>1,2</sup>, Kuo-Yu Hsiang<sup>1,3</sup>, Chun-Yu Liao<sup>1</sup>, Zhao-Feng Lou<sup>1</sup>, Chen-Ying Lin<sup>1</sup>, Song-Lin Tang<sup>1</sup>, Fu-Sheng Chang<sup>1</sup>, Zhi-Xian Li<sup>1</sup>, Wei-Chang Ray<sup>1</sup>, Han-Chen Tseng<sup>1</sup>, Chun-Chieh Wang<sup>1</sup>, Ming-Han Liao<sup>4</sup>, Chee-Wee Liu<sup>2</sup>, Min-Hung Lee<sup>1</sup>  
(1. Inst. and Undergraduate Program of Electro-Optical Eng., National Taiwan Normal Univ. (Taiwan), 2. Graduate School of Advance Tech., National Taiwan Univ. (Taiwan), 3. Inst. of Electronics, National Yang Ming Chiao Tung Univ. (Taiwan), 4. Department of mechanical engineering, National Taiwan Univ. (Taiwan))

Novel wake-up procedure is proposed by nanosecond laser annealing (NLA), and the outstanding delta 2Pr and low temperature process (lower than 400°C for underneath layer) are demonstrated. The general wake-up by E-field cycling makes mass production difficult due to individual device step by step. The proposed method is feasible for BEOL compatible and high throughput FeRAM.

[F-3-06 (Late News)] Read-disturb & Data-retention Error-robust and Fast Training Methods of FeFET LM-GA CIM for Hyperdimensional Computing

Eitaro Kobayashi<sup>1</sup>, Ochihiro Matsui<sup>1</sup>, Naoko Misawa<sup>1</sup>, Ken Takeuchi<sup>1</sup> (1. Univ. of Tokyo (Japan))

## Session information

Oral Presentation

01: Advanced CMOS: Material Fundamentals / Process Science / Device Physics

### [G-1] Cryo-CMOS

Tue. Sep 27, 2022 11:30 AM - 12:45 PM 301 (3F)

Session Chair: Sakura Takeda (NAIST), Anabela Veloso (imec)

11:30 AM - 11:45 AM

#### [G-1-01] Substrate Impurity Concentration Dependence of Sub-threshold Swing of Si n-Channel MOSFETs at Cryogenic Temperatures down to 4 K

○Min-Soo Kang<sup>1</sup>, Kei Sumita<sup>1</sup>, Hiroshi Oka<sup>2</sup>, Takahiro Mori<sup>2</sup>, Kasidit Toprasertpong<sup>1</sup>, Mitsuru Takenaka<sup>1</sup>, Shinichi Takagi<sup>1</sup>  
(1. Univ. of Tokyo (Japan), 2. National Inst. of Advanced Indus. Sci. and Tech. (AIST) (Japan))

The sub-threshold swing (SS) of Si n-MOSFETs is experimentally and systematically evaluated in a temperature range of 4 K to 300 K with varying the substrate impurity concentration ( $N_{sub}$ ) from  $\sim 10^{16} \text{ cm}^{-3}$  to  $\sim 10^{18} \text{ cm}^{-3}$ , to obtain a physical understanding of SS at cryogenic temperatures. It is clarified that the temperature and ID dependencies of SS in n-MOSFETs are well described by both mobile tail states and localized interface states, irrespective of  $N_{sub}$ , and that the densities of these states increase with increasing  $N_{sub}$ . A physical origin of the tail states is studied by examining the impact of substrate bias ( $V_{sub}$ ) on the tail state width to separate the effects of substrate impurity concentrations and electric field. It is found, as a result, that the band tail states can be explained by the Lifshitz model.

11:45 AM - 12:00 PM

#### [G-1-02] Electron mobility of Si nMOSFETs in a nonlinear model of surface roughness scattering at cryogenic temperature

○Kei Sumita<sup>1</sup>, Min-Soo Kang<sup>1</sup>, Kasidit Toprasertpong<sup>1</sup>, Mitsuru Takenaka<sup>1</sup>, Shinichi Takagi<sup>1</sup> (1. Univ. of Tokyo (Japan))

Surface roughness (SR) scattering in MOSFETs is of great interest because it is a dominant scattering mechanism of electrons in nanosheet channels and at cryogenic temperature. Recently, the accurate nonlinear model of SR scattering has been reported. However, the validity of this nonlinear model at cryogenic temperature has been not examined yet. In this study, we report that when the mobility of the  $\Delta_4$  valley is underestimated, the calculated mobility agrees very well with the experimental values, suggesting a new physical model that the  $\Delta_4$  valley electrons are occupied at 4.2 K in tail states with low mobility.

12:00 PM - 12:15 PM

#### [G-1-03] Anomalous Threshold Voltage Increase due to the Depletion of Extension Edges in Cryogenic MOSFETs

○Takumi Inaba<sup>1</sup>, Hidehiro Asai<sup>1</sup>, Junichi Hattori<sup>1</sup>, Koichi Fukuda<sup>1</sup>, Hiroshi Oka<sup>1</sup>, Takahiro Mori<sup>1</sup>  
(1. National Inst. of Advanced Indus. Sci. and Tech. (Japan))

Anomalous threshold voltage increase was observed from short-channel bulk p-MOSFETs operating in the linear-mode. Because the increase was suppressed in the saturation-mode, a threshold voltage mismatch between the linear- and saturation-mode increased as if drain-induced barrier lowering increased. On the basis of cryogenic TCAD simulation, the increase was attributed to the depletion of extension edges at cryogenic temperature.

12:15 PM - 12:30 PM

### [G-1-04] Accurate Evaluation of Interface Trap Density at InAs MOS Interfaces by Using C-V characteristics at Low Temperatures

○Ryohei Yoshizu<sup>1</sup>, Kei Sumita<sup>1</sup>, Kasidit Toprasertpong<sup>1</sup>, Mitsuru Takenaka<sup>1</sup>, Shinichi Takagi<sup>1</sup> (1. Univ. of Tokyo (Japan))

A method of accurately evaluating the interface trap density (Dit) by using the high-frequency C-V curves at InAs MOS interfaces is experimentally examined. Low-temperature measurements are performed to suppress the response of interface states. We study the impacts of the accuracy of the oxide capacitance, the distribution function, and the C-V hysteresis due to slow traps on Dit evaluated by the high-frequency C-V (Terman) method. It is found that temperatures lower than 40 K and the C-V measurements in limited voltage ranges are indispensable in the accurate evaluation of Dit.

12:30 PM - 12:45 PM

### [G-1-05 (Late News)] Temperature Dependence of MOSFET Series Resistance from 300 K to 4 K

○Kiyoshi Takeuchi<sup>1</sup>, Tomoko Mizutani<sup>1</sup>, Takuya Saraya<sup>1</sup>, Hiroshi Oka<sup>2</sup>, Takahiro Mori<sup>2</sup>, Masaharu Kobayashi<sup>1</sup>, Toshiro Hiramoto<sup>1</sup> (1. Univ. of Tokyo (Japan), 2. AIST (Japan))

## Session information

### Oral Presentation

01: Advanced CMOS: Material Fundamentals / Process Science / Device Physics

#### [G-2] Modeling, Simulation and Characterization

Tue. Sep 27, 2022 2:00 PM - 4:00 PM 301 (3F)

Session Chair: Satofumi Souma (Kobe Univ.), Seongjae Cho (Gachon Univ.)

2:00 PM - 2:30 PM

#### [G-2-01 (Invited)] Opportunity of Deep Learning Applicable to TCAD

OSanghoon Myung<sup>1</sup>, Byungseon Choi<sup>1</sup>, Wonik Jang<sup>1</sup>, Jinwoo Kim<sup>1</sup>, In Huh<sup>1</sup>, Jae Myung Choe<sup>1</sup>, Young-Gu Kim<sup>1</sup>, Dae Sin Kim<sup>1</sup>  
(1. Samsung Electronics (Korea))

2:30 PM - 2:45 PM

#### [G-2-02] An Atomistic Study of Thermal Conductance in Novel GeC Channel Materials

OShao Chen Lee<sup>1</sup>, Yu Ting Chen<sup>1</sup>, Cheng Rui Liu<sup>1</sup>, Sheng Min Wang<sup>1</sup>, Ying Tsan Tang<sup>1</sup> (1. National Central University (Taiwan))

Silicon carbide (4H-SiC) has been considered as one of the future candidates for power electronics components, enabling smaller size, faster switching speed, higher reliability, and higher efficiency than silicon-based MOSFETs. To date, however, the thermal performance of Si-Ge-C-based power MOSFETs is unclear. This work explains the thermal properties of Si<sub>1-x</sub>Ge<sub>x</sub>C by simulating the thermal conductivity through molecular dynamics (MD) and proposes a novel low leakage, high thermal conductivity and high power 4H-GeC MOSFET device.

2:45 PM - 3:00 PM

#### [G-2-03] Large Radiation Damages to Si MOS Devices Induced by Intermediate Energy Region X-ray Irradiation

ONaohiro Matsukawa<sup>1</sup>, Koichiro Inoue<sup>1</sup>, Takao Sueyama<sup>1</sup> (1. KIOXIA Corp. (Japan))

It is found that medium energy X-ray irradiation causes greater, more than one order of magnitude, damages than high energy X-ray irradiation in Si MOSFETs. This phenomenon could be attributed to larger X-ray absorption by photoelectric effect in medium energy region, and smaller X-ray absorption caused by the Compton effect in high energy region. X-ray energy dependent radiation damages, therefore, should be seriously considered to evaluate exact radiation hardness of the Si MOS devices.

3:00 PM - 3:15 PM

#### [G-2-04] Resistance Modeling of Short-range Connections: Impact of Current Spreading

ODavide Tierno<sup>1</sup>, Victor Vega-Gonzalez<sup>1</sup>, Simone Esposto<sup>1</sup>, Ivan Ciofi<sup>1</sup> (1. imec (Belgium))

We investigated the impact of current spreading (CS) on the resistance of short-range connections by performing simulations in Synopsys Sentaurus, based on a calibrated resistivity model. As a case study, we considered Vertical-Horizontal-Vertical (VHV) middle-of-line (MOL) connections, recently introduced to boost the routing of 4-Track (4T) standard cells (SDC). We analyzed the impact of via and line geometry on VHV link resistance (RLink). We found that low aspect ratios (AR) lines are needed to minimize the average SDC resistance (RSDC). We performed extensive resistance simulations of various short-range connections and concluded that large AR lines are indeed detrimental when RLink is dominated by the vias. Finally, we show that ignoring CS can lead to significant miscalculations of Rlink in such scenarios.

3:15 PM - 3:30 PM

#### [G-2-05] Drain Current Variability Assessment in 2-levels Stacked Nanowire Gate All Around Field Effect Transistors

ODonghyun Kim<sup>1,2</sup>, Sylvain Barraud<sup>3</sup>, Jae Woo Lee<sup>2</sup>, Gerard Ghibaudo<sup>1</sup>, Christoforos Theodorou<sup>1</sup>  
(1. Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, Grenoble INP, CNRS, IMEP-LAHC (France), 2. Electronics and info. engineering, Korea Univ. (Korea), 3. Univ. Grenoble Alpes, CEA, LETI (France))



3:30 PM - 3:45 PM

**[G-2-06] *Ab initio* investigation of Ga doping in  $\text{Si}_{1-x}\text{Ge}_x$ : effect of biaxial strain and interaction of dopants with point-defects**

○Gianluca Rengo<sup>1,2,3</sup>, Geoffrey Pourtois<sup>2,4</sup>, Clement Porret<sup>2</sup>, Roger Loo<sup>2</sup>, André Vantomme<sup>1</sup>

(1. QSP, KU Leuven (Belgium), 2. imec (Belgium), 3. Research Foundation - Flanders (FWO) (Belgium), 4. Plasmant, University of Antwerp (Belgium))

Ga doping in  $\text{Si}_{1-x}\text{Ge}_x$  is studied through density functional theory calculations. The preferential Ga local atomic environment is investigated revealing that Ge nearest neighbors are energetically favored over Si atoms. In  $\text{Si}_{0.5}\text{Ge}_{0.5}$  the interaction of the Ga dopant with (i) another substitutional Ga atom, and (ii) a vacancy defect is simulated. The binding energy is found to be positive for the Ga-V complex formation.

3:45 PM - 4:00 PM

**[G-2-07 (Late News)] Temperature Effects on Static Characteristics of Complementary Field-Effect Transistors with Si and Ge Nanosheets**

○Junichi Hattori<sup>1</sup>, Koichi Fukuda<sup>1</sup>, Tsutomu Ikegami<sup>1</sup>, Wen Hsin Chang<sup>1</sup> (1. AIST (Japan))

## Session information

Oral Presentation

Focus Session 1 (Area1&amp;2&amp;9)

### [G-3] Quantum Computing 1

Tue. Sep 27, 2022 4:15 PM - 5:45 PM 301 (3F)

Session Chair: Jun Yoneda, Masahiko Ishida (NEC Corp.)

4:15 PM - 4:45 PM

#### [G-3-01 (Invited)] Quantum Computation - Spins Inside

 ○Lieven Vandersypen<sup>1</sup> (1. Delft Univ. of Tech. (Netherlands))

4:45 PM - 5:00 PM

#### [G-3-02] Introduction of deep impurity levels of S and Zn and high temperature single-electron transport in Si tunnel FETs

 ○Yoshisuke Ban<sup>1</sup>, Kimihiko Kato<sup>2</sup>, Shota Iizuka<sup>2</sup>, Shigenori Murakami<sup>2</sup>, Koji Ishibashi<sup>1</sup>, Satoshi Moriyama<sup>3</sup>, Takahiro Mori<sup>2</sup>, Keiji Ono<sup>1</sup> (1. RIKEN (Japan), 2. AIST (Japan), 3. Tokyo Denki Univ. (Japan))

We introduced deep impurity levels with strong electron confinement into Si devices for high temperature operation of Si qubit and observed single-electron transport through the deep levels. First, Group II-VI impurities, S and Zn, were introduced into the Si substrate by ion implantation as deep impurities, and post-implantation annealing condition was found from the depth profiles of S and Zn measured by SIMS. Next, the formation of deep levels in Si was confirmed by DLTS analyses. Then, we performed the process integration into Si devices under the S and Zn I/I condition found in the above experiments. To realize single-electron transport through deep impurity levels, we employed a single-electron transistor with a tunnel FET structure. Finally, as a result of the evaluation of S and Zn implanted Si TFETs, large charging energy values were observed at 10 K and 300 K. These values are 10 - 20 times higher than room temperature, suggesting high temperature stability as a Si qubit.

5:00 PM - 5:15 PM

#### [G-3-03] Device Structure and Fabrication Process for MOS Type Silicon Spin Qubit Realizing Process-Variation-Robust two-Qubit SWAP Gate

 ○Hidehiro Asai<sup>1</sup>, Shota Iizuka<sup>1</sup>, Tohru Mogami<sup>1</sup>, Junichi Hattori<sup>1</sup>, Koichi Fukuda<sup>1</sup>, Tsutomu Ikegami<sup>1</sup>, Kimihiko Kato<sup>1</sup>, Hiroshi Oka<sup>1</sup>, Takahiro Mori<sup>1</sup> (1. National Institute of Advanced Industrial Science and Technology (AIST) (Japan))

In this study, we propose a device structure, gate fabrication process, and back-bias-assisted operation for Si spin qubits, to realize high robustness of two-qubit SWAP gate operation against process variations. For the first time, we present a novel qubit design for  $6\sigma$  yield SWAP gate operation with 99% fidelity assuming device size fluctuation of the IRDS target for 2022. These technologies provide a solution to complete a universal quantum gate set realizing universal quantum computers with silicon.

5:15 PM - 5:30 PM

#### [G-3-04] Long-term Characteristic Stabilization of a Semiconductor Double Quantum Dot Based on a Multi-dimensional Gradient Descent Technique

 ○Chutian WEN<sup>1</sup>, Hiroki Takahashi<sup>1</sup>, Sayyid Irsyadul Ibad<sup>1</sup>, Shimpei Nishiyama<sup>1,2</sup>, Kimihiko Kato<sup>2</sup>, Yongxun Liu<sup>2</sup>, Shigenori Murakami<sup>2</sup>, Takahiro Mori<sup>2</sup>, Raisei Mizokuchi<sup>1</sup>, Jun Yoneda<sup>1</sup>, Tetsuo Kodera<sup>1</sup> (1. Tokyo Inst. of Tech. (Japan), 2. National Inst. of Advanced Indus. Sci. and Tech. (Japan))

5:30 PM - 5:45 PM

#### [G-3-05] Electrically-addressable engineering in self-assembled Ge double quantum-dots for CMOS integratable quantum electronic devices

 ○Yu Ju Chiu<sup>1</sup>, I Hsiang Wang<sup>1</sup>, Pei Wen Li<sup>1</sup> (1. National Yang Ming Chiao Tung Univ. (Taiwan))

We reported a CMOS approach for fabricating germanium double quantum dots with inter-QD coupling barrier of Si<sub>3</sub>N<sub>4</sub> or Si-fin. Individual QDs and their inter-QD coupling barrier are electrically addressable by individual, well-isolated electrodes through self-organized dielectric layers using spacer and self-assembly technologies. Based on a pre-patterned Si-fin that is designed to serve as coupling barrier, poly-Si source/drain reservoirs self-align with the Si-fin barrier via Si<sub>3</sub>N<sub>4</sub> spacer layers.

## Session information

Oral Presentation

08: Low Dimensional Devices and Materials

### [H-1] Characterization I: Low Dimensional Devices and Materials

Tue. Sep 27, 2022 11:30 AM - 12:30 PM 302 (3F)

Session Chair: Takayuki Arie (Osaka Metropolitan Univ.), Reina Kaji (Hokkaido Univ.)

11:30 AM - 11:45 AM

#### [H-1-01] Generation of Hollow Beam from GaAs/InGaAs/GaAs Core-multishell Nanowire Cavity

○Taiga Kunimoto<sup>1,2</sup>, Shinjiro Hara<sup>1,2</sup>, Junichi Motohisa<sup>1,2</sup>

(1. Graduate School of Info. Sci. and Tech., Hokkaido Univ. (Japan), 2. Res. Center for Integrated Quantum Electronics (RCIQE) (Japan))

We characterized the beam profiles and polarization states in low-temperature photoluminescence (PL) from a GaAs/InGaAs/GaAs core-multishell nanowire (NW) under CW and pulsed excitations. In the beam profile observation under pulsed excitation, we observed a doughnut-shaped intensity distribution. The beam was also shown to exhibit an axisymmetric distribution in the polarization. These observations indicate that vector beams are generated from the NW. Observed polarization do not correspond to low-order modes of vector beams, suggesting the presence of complicated polarized states reflecting the cavity modes in NWs.

11:45 AM - 12:00 PM

#### [H-1-02] Atomistic Modeling of Electronic Structure of Disordered InP Quantum Dots

○Jin Hyong Lim<sup>1</sup>, Nobuya Mori<sup>1</sup> (1. Osaka Univ. (Japan))

The electronic structures of disordered InP quantum dots (QDs) are investigated using an empirical tight-binding (TB) method. The bandgaps of InP QDs with different shapes and sizes are computed, and the effect of surface roughness on the bandgap is investigated. The relationship between the bandgap changes and the modulus squared of the wavefunction is also discussed.

12:00 PM - 12:15 PM

#### [H-1-03] Time-resolved measurements of electron-nuclear spin dynamics via anomalous Hanle effect in a single semiconductor quantum dot

○Reina Kaji<sup>1</sup>, Sota Yamamoto<sup>1</sup>, Satoru Adachi<sup>1</sup> (1. Hokkaido Univ. (Japan))

Formation of a large in-plane nuclear field  $B_n$  under transverse magnetic fields, known as the anomalous Hanle effect, was studied comprehensively in a single quantum dot. From the time-resolved measurements, the buildup time of the in-plane  $B_n$  was revealed. Further, the impact of the sign inversion of longitudinal  $B_n$  exhibited discrepancies between experiments and calculations, which led us to reconsider the previously proposed model. The newly developed model successfully explained the experimental data, and it suggests that the anomalous Hanle effect is an indication of a large distribution of principal axis of nuclear quadrupole interaction.

12:15 PM - 12:30 PM

#### [H-1-04] Piezoelectricity of the hBN/1L-MoS<sub>2</sub> heterostructure membrane

Calvin Chiba<sup>1</sup>, Shota Sugawara<sup>1</sup>, Emi Kitayoshi<sup>1</sup>, Kenji Watanabe<sup>2</sup>, Takashi Taniguchi<sup>2</sup>, Kentarou Sawano<sup>1</sup>, Hiroyuki Fujita<sup>1</sup>, ○Yusuke Hoshi<sup>1</sup> (1. Tokyo City Univ. (Japan), 2. NIMS (Japan))

We investigate the piezoelectricity of the hBN/1L-MoS<sub>2</sub> van der Waals heterostructure membrane on the microtrench cavity. It is demonstrated that the 1L-MoS<sub>2</sub> can be pulled together with the multilayered hBN by the back-gate bias tuning due to the Coulomb interaction. Furthermore, we show the response of the piezoelectric voltage generated between graphite source-drain electrodes under the cyclical DC back-gate voltage.

## Session information

Oral Presentation

09: Novel Functional / Quantum / Spintronic Devices and Materials

### [H-2] Novel Function Devices

Tue. Sep 27, 2022 2:00 PM - 3:45 PM 302 (3F)

Session Chair: Kensuke Ota (KIOXIA Corp.), Yoshifumi Nishi (Toshiba Corp.)

2:00 PM - 2:30 PM

#### [H-2-01 (Invited)] In-Materio Reservoir Computing Devices of Random Network Nanoparticles for Autonomous robotics

 ○Hirofumi Tanaka<sup>1</sup> (1. Kyushu Institute of Technology (Japan))

2:30 PM - 2:45 PM

#### [H-2-02] An Ultra-low-voltage Synaptic Behavior of WO<sub>3</sub>/Pd based 2-terminal Protonic Memristive Device

 ○Satya Prakash Pati<sup>1</sup>, Satoshi Hamasuna<sup>1</sup>, Takeaki Yajima<sup>1</sup> (1. Kyushu University (Japan))

Memristive devices are basic building blocks for de-signing memory and logic circuits. Conventional resistive switching by ion transport in solid state devices suffers from poor reproducibility and high-power consumption. Herein, we demonstrate a simple two terminal protonic solid-state device which rely on electrochemical change of conductance state. This alternative synaptic device comprising of a WO<sub>3</sub> conducting channel and a Pd reservoir. Electric field control of protonation and deprotonation results in conductance change in WO<sub>3</sub> over several orders of magnitude.

Moreover, protons being smallest ion and their barrier free motion in this device structure offers low energy switching of conductance state for ultra-low power consumption neuro-morphic computing.

2:45 PM - 3:00 PM

#### [H-2-03] Amorphous GaO<sub>x</sub> Crossbar Array Memristors for Artificial Synaptic Devices

 ○Naoki Masaoka<sup>1</sup>, Yusuke Hayashi<sup>1</sup>, Tetsuya Tohei<sup>1</sup>, Akira Sakai<sup>1</sup> (1. Osaka Univ. (Japan))

3:00 PM - 3:15 PM

#### [H-2-04] The impact of floating gate insertion regarding channel percolation of ferroelectric FET

 ○Sangho Lee<sup>1</sup>, Giuk Kim<sup>1</sup>, Taehyong Eom<sup>1</sup>, Sanghun Jeon<sup>1</sup> (1. Korea Advanced Institute of Science and Technology (KAIST) (Korea))

As the scaling of ferroelectric FET (FeFET) progresses, channel percolation caused by random distribution of the ferroelectric film's crystal phase has been recognized as a primary issue. We investigated a structural approach to minimize device-to-device variance and performance degradation due to spatial variations of crystal phase, which worsens with the scaling of FeFETs, using technology computer-aided design (TCAD) simulations. By inserting a floating gate below the ferroelectric film, the influence of ferroelectric polarization on the lower channel can be averaged, thus reducing device variation significantly. At the same time, it results in a larger MW of FeFETs and a significant improvement in accuracy of in-memory computing applications. We believe that a floating gate insertion will be a key structural strategy for enhancing FeFET reliability.

3:15 PM - 3:30 PM

#### [H-2-05] Electron temperature in semiconductor double barrier thermionic cooling heterostructures

 ○Xiangyu Zhu<sup>1</sup>, Marc Bescond<sup>1,2</sup>, Gerald Bastard<sup>3</sup>, Naomi Nagai<sup>1</sup>, Kazuhiko Hirakawa<sup>1,2,4</sup>

(1. IIS, Univ. of Tokyo (Japan), 2. LIMMS-CNRS, Univ. of Tokyo (Japan), 3. ENS PSL (France), 4. INQIE, Univ. of Tokyo (Japan))

We investigate electron transport in asymmetric double-barrier (Al, Ga)As/GaAs thermionic cooling heterostructures. To establish quantitative understanding, we develop an intuitive analytical model for sequential electron transport and energy balance in the two-dimensional quantum well (QW). The electron temperature in the QW is calculated and compared with the results obtained from voltage-dependent photoluminescence measurements.

3:30 PM - 3:45 PM

#### [H-2-06] Low Temperature Operation of 2DHG Diamond FETs with Superconducting Diamond Sources and Drains aiming at JoFET or SCFET operation

 ○Chiyuki Wakabayashi<sup>1</sup>, Yasuhiro Takahashi<sup>1</sup>, Taisuke Kageura<sup>2</sup>, Yoshihiko Takano<sup>3</sup>, Minoru Tachiki<sup>3</sup>, Shuuichi Ooi<sup>3</sup>, Shunichi Arisawa<sup>3</sup>, Hiroshi Kawarada<sup>1,4</sup>

(1. Waseda Univ. (Japan), 2. National Inst. of Advanced Indus. Sci. and Tech. (Japan), 3. MANA National Inst. for Materials Science (Japan), 4. The Kagami Memorial Res. Inst. for Materials Sci. and Tech. (Japan))

We fabricated Diamond FETs with two-dimensional hole gas (2DHG) diamond channels and superconducting boron-doped diamond sources and drains aiming at JoFET or SCFET operation. The channel was miniaturized down to 200 nm. As a result, FETs were operated in cryogenic environments down to 1.6 K.

## Session information

Oral Presentation

08: Low Dimensional Devices and Materials

### [H-3] Characterization II: Low Dimensional Devices and Materials

Tue. Sep 27, 2022 4:15 PM - 6:00 PM 302 (3F)

Session Chair: Toshifumi Irisawa (AIST), Fumitaro Ishikawa (Hokkaido Univ.)

4:15 PM - 4:30 PM

#### [H-3-01] Revealing the role of oxygen on defect formation of MoS<sub>2</sub> by combining thermal desorption spectroscopy and atomic layer deposition

○Shuhong Li<sup>1</sup>, Tomonori Nishimura<sup>1</sup>, Mina Maruyama<sup>2</sup>, Susumu Okada<sup>2</sup>, Kosuke Nagashio<sup>1</sup>  
(1. Univ. of Tokyo (Japan), 2. Univ. of Tsukuba (Japan))

The stability of MoS<sub>2</sub> is critical for device application, while no capable method is reported to trace the atomic scale defects for MoS<sub>2</sub> on insulating SiO<sub>2</sub>/Si substrate. Herein, the defect formation of MoS<sub>2</sub> was quantitatively investigated from the viewpoint of sulfur desorption by thermal desorption spectroscopy and also traced through defect selective oxide deposition by ALD. With annealing MoS<sub>2</sub> even at ultra-high vacuum, the adsorbed oxygen molecule assists the sulfur atom to dissociate from MoS<sub>2</sub> and thus defects are formed, suggesting that removal of adsorbed oxygen is key to avoiding degradation of MoS<sub>2</sub>.

4:30 PM - 4:45 PM

#### [H-3-02] Experimental Study on Suspended Trapezoid Graphene for Thermal Rectification

○Fayong Liu<sup>1</sup>, Jiayu Guo<sup>1</sup>, Yoshiki Ozono<sup>1</sup>, Shinichi Ogawa<sup>2</sup>, Yukinori Morita<sup>2</sup>, Manoharan Muruganathan<sup>1</sup>, Hiroshi Mizuta<sup>1</sup>  
(1. Japan Advanced Institute of Science and Technology (Japan), 2. National Institute of Advanced Industrial Science and Technology (Japan))

We report on successful fabrication of a series of sus-pended trapezoid graphene devices and observation of the thermal rectification phenomenon at low temperatures. The trapezoid graphene channel is patterned by electron beam lithography (EBL) followed by reactive ion etching (RIE). From the experimental results, we find that heat transport is strongly related to the heat injection length from the hot region to the graphene channel.

4:45 PM - 5:00 PM

#### [H-3-03] Thickness-Dependent Magnetic Domain Structures in CoFe/MgO Nanolayer Patterns on GaAs (001) Substrates

○Li Zi<sup>1</sup>, Wei Dai<sup>1</sup>, Masashi Akabori<sup>2</sup>, Shinjiro Hara<sup>1</sup> (1. Hokkaido Univ. (Japan), 2. Japan Advanced Inst. of Sci. and Tech. (Japan))

We characterize the magnetic domains in CoFe/MgO nanolayer patterns deposited on GaAs (001) substrate for a different nanolayer thickness by magnetic force microscopy without an external magnetic field at room temperature. The results show that thickness of the nanolayer patterns and crystallographic orientation of the substrate are still key factors for controlling magnetic domain structures. In addition, the MgO film also plays an important role in adjusting domain structures.

5:00 PM - 5:15 PM

#### [H-3-04] Light-emitting layered architectures tunable with chiral light and magnetic field

Haider Golam<sup>1</sup>, Vaibhav Varade<sup>2</sup>, Shankar Khanal<sup>2</sup>, Arthur Slobodeniuk<sup>2</sup>, Tomas Novotny<sup>2</sup>, Martin Zacek<sup>2</sup>, Martin Kalbac<sup>1</sup>, ○Jana Kalbacova Vejpravova<sup>2</sup>

(1. J. Heyrovsky Institute of Physical Chemistry, CAS (Czech Republic), 2. Charles University, Faculty of Mathematics and Physics (Czech Republic))

Van der Waals (vdW) materials have revealed a great potential for constructing ultrathin opto-spintronic and valleytronic devices. Here we summarize our recent experimental and theoretical results on hybrid layered architectures based on transition metal dichalcogenides, hexagonal boron nitride, and layered magnets, including their rational design, fabrication, and performance under chiral light and magnetic field down to helium temperatures.

5:15 PM - 5:30 PM

**[H-3-05 (Late News)] Electronic and Magnetic Properties of CoSb<sub>3</sub>, Cr-doped CoSb<sub>3</sub>, and Related Compound Thin Films**

○Kazuaki Kobayashi<sup>1</sup>, Hirokazu Takaki<sup>2</sup>, Masato Shimono<sup>1</sup>, Hiroyuki Ishii<sup>2</sup>, Nobuhiko Kobayashi<sup>2</sup>, Kenji Hirose<sup>3</sup>, Takao Mori<sup>1</sup>  
(1. Nat. Inst. Mater. Sci. (Japan), 2. Univ. of Tsukuba (Japan), 3. NEC Corp. (Japan))

5:30 PM - 6:00 PM

**[H-3-06 (Invited)] Post-growth Tailoring of Nanowires' Bandgap: Towards Tunable Single Photon Sources and Quantum Rings**

○Marta De Luca<sup>1</sup> (1. Sapienza Univ. of Rome (Italy))

## Session information

Oral Presentation

04: Power / High-speed Devices and Materials

### [J-1] Advanced Technologies for GaN Devices

Tue. Sep 27, 2022 11:30 AM - 12:30 PM 303 (3F)

Session Chair: Shinsuke Harada (AIST), Hiroshi Kwarada (Waseda Univ.)

11:30 AM - 11:45 AM

#### [J-1-01] Shockley–Read–Hall Lifetime in p-type Distributed-Polarization Doped AlGa<sub>N</sub> Estimated from Current–Voltage Characteristics of p-n<sup>+</sup> Diode

○Takeru Kumabe<sup>1</sup>, Hiroataka Watanabe<sup>2</sup>, Yoshio Honda<sup>2</sup>, Hiroshi Amano<sup>2,3,4</sup>

(1. Dept. of Electronics Nagoya Univ. (Japan), 2. IMASS Nagoya Univ. (Japan), 3. VBL Nagoya Univ. (Japan), 4. ARC Nagoya Univ. (Japan))

11:45 AM - 12:00 PM

#### [J-1-02] Characterization of Magnesium Channeled Implantation Layers in GaN(0001)

○Atsushi Suyama<sup>1,2</sup>, Hitoshi Kawanowa<sup>2</sup>, Hideaki Minagawa<sup>2</sup>, Junko Maekawa<sup>2</sup>, Shinji Nagamachi<sup>2</sup>, Masahiko Aoki<sup>2</sup>, Akio Ohta<sup>1</sup>, Katsunori Makihara<sup>1</sup>, Seiichi Miyazaki<sup>1</sup> (1. Nagoya Univ. (Japan), 2. Ion Technology Center Co., Ltd. (Japan))

Effect of channeled implantation of 20keV Mg<sup>+</sup> ions to GaN(0001) has been studied systematically in the ion dose range of 1.0 ~ 10 × 10<sup>14</sup> cm<sup>-2</sup>. P-type conduction in the layer implanted with 1.0 × 10<sup>14</sup> ions/cm<sup>2</sup> and N<sub>2</sub>-annealed at 1300°C is confirmed by Hall effect and photoluminescence (PL) measurements although the generation of N vacancies and several types of defects are verified by PL and Scanning-TEM (STEM) observations. Rutherford backscattering spectroscopy (RBS) spectra obtained from the implanted layers after the activation anneal show crystalline quality with  $\chi_{\text{min}}$  values of 3.5 ~ 4.5% except highly-defective surfaces. These results indicate that channeled implantation leads to a promising doping technique for GaN devices.

12:00 PM - 12:15 PM

#### [J-1-03] Effect of Atomic Layer Etching using Nitrogen Plasma on Hall Accumulation at MIS Interface of GaN Polarization-Junction Substrate

○Takuya Hoshii<sup>1</sup>, Shonosuke Kimura<sup>1</sup>, Kuniyuki Kakushima<sup>1</sup>, Hitoshi Wakabayashi<sup>1</sup>, Kazuo Tsutsui<sup>1</sup> (1. Tokyo Tech (Japan))

Atomic layer etching (ALE) is a promising process for fabricating recessed-gate GaN devices with superior MIS interfaces. In this study, nitrogen-plasma ALE was applied for the p-channel GaN MISFETs, and the resulting drive current improvement was verified. This improvement indicates a contribution of hole accumulation at the MIS interface. Also, XPS for the MIS interfaces revealed that ALE using nitrogen plasma could reduce the Ga oxides, which would be attributed to the suppression of nitrogen desorption from GaN surfaces during etching and resulting in superior MIS properties. Therefore, nitrogen-plasma ALE could be a novel technique to improve the performance of p-channel GaN MISFETs.

12:15 PM - 12:30 PM

#### [J-1-04] Tight-Binding Analysis of the Effect of Strain on the Band Structure of GaN

○Wataru Miyazaki<sup>1</sup>, Hajime Tanaka<sup>1</sup>, Nobuya Mori<sup>1</sup> (1. Osaka Univ. (Japan))

The effects of strain on the band structure of GaN are investigated by using an empirical tight-binding method.

The impacts on its bandgap, carrier effective mass, and group velocity are discussed. The strain suitable for achieving high breakdown voltage is proposed.

## Session information

Oral Presentation

04: Power / High-speed Devices and Materials

### [J-2] GaN-based High-speed Devices

Tue. Sep 27, 2022 2:00 PM - 3:30 PM 303 (3F)

Session Chair: Taketomo Sato (Hokkaido Univ.), Naotaka Iwata (Toyota Technological Inst.)

2:00 PM - 2:30 PM

#### [J-2-01 (Invited)] Advanced GaN HEMTs for high-efficiency and high-frequency power amplifiers

○Yusuke Kumazaki<sup>1</sup>, Shiro Ozaki<sup>1</sup>, Yuichi Minoura<sup>1</sup>, Atsushi Yamada<sup>1</sup>, Naoya Okamoto<sup>1</sup>, Naoki Hara<sup>1</sup>, Yasuhiro Nakasha<sup>1</sup>, Junji Kotani<sup>1</sup>, Masaru Sato<sup>1</sup>, Toshihiro Ohki<sup>1</sup> (1. Fujitsu Ltd. (Japan))

2:30 PM - 2:45 PM

#### [J-2-02] Steep Slope GaN MOS-HEMTs with Ferroelectric Semiconductor Heterostructure

○Jeong Yong Yang<sup>1</sup>, Min Jae Yeom<sup>1</sup>, Seok Chan Yoon<sup>1</sup>, Yeong Je Jeong<sup>1</sup>, Chan Ho Lee<sup>1</sup>, Sang Hee Kim<sup>1</sup>, Seung Yoon Oh<sup>1</sup>, GeonWook Yoo<sup>1</sup> (1. Univ. Soongsil (Korea))

We demonstrate a steep subthreshold slope (SS) (12 mV/dec) AlGaIn/GaN MOS-HEMT by integrating an  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> ferroelectric semiconductor as a gate layer. The ferroelectric polarization and semiconductor characteristics of two-dimensional  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> is a promising candidate ferroelectric material for modulating the 2DEG channel. The self-aligned  $\alpha$ -In<sub>2</sub>Se<sub>3</sub> etching process optimizes device's performance by concentrating its ferroelectric polarization in vertical directions. Furthermore, the reduction of carrier distribution after the etching process enables an achieving the high on/off ratio in a short channel structure. The device with superior characteristics can be a utilizing for GaN-based fast logic and reconfigurable device applications.

2:45 PM - 3:00 PM

#### [J-2-03] GaN channel thickness dependence in AlGaIn / GaN HEMT structures with back barriers

○Yoshikaze Ito<sup>1</sup>, Seita Tamai<sup>1</sup>, Takuya Hoshi<sup>2</sup>, Yasuyuki Miyamoto<sup>1</sup>  
(1. Tokyo Institute of Technology (Japan), 2. NTT Device Technology Laboratories, NTT Corporation (Japan))

AlGaIn/GaN HEMTs with 65 nm channel and 38 nm channel with back barrier layers were fabricated. The isolation process caused damage related to the thickness of the channel layer, possibly due to the surface oxidation, resulting in deteriorated characteristics such as sheet resistance and transconductance. Although the suppression of the short-channel effect by the back-barrier layer was confirmed, no significant property change due to the channel layer thickness was observed in the range of fabricated gate length.

3:00 PM - 3:15 PM

#### [J-2-04] Self-terminating Photo-electrochemical (PEC) Etching for Recessed-gate Fabrication on AlGaIn/GaN HEMTs

○Takuya Togashi<sup>1</sup>, Kosaku Ito<sup>1</sup>, Taketomo Sato<sup>1</sup> (1. Hokkaido Univ. (Japan))

The controllability of photo-electrochemical (PEC) etching was investigated for the fabrication of recessed-gate AlGaIn/GaN HEMTs. The self-termination depth of the PEC etching was strongly dependent on the light power intensity, showing that the photovoltaic effect of the electrolyte/AlGaIn system is the driving force for PEC etching.

3:15 PM - 3:30 PM

#### [J-2-05] Depletion width in AlGaIn/GaN heterostructures under Ohmic-metals

○Kazuya Uryu<sup>1,2</sup>, Toshi-kazu Suzuki<sup>1</sup> (1. Japan Advanced Inst. of Sci. and Tech. (Japan), 2. Advantest Lab. Ltd. (Japan))

For AlGaIn/GaN heterostructures with Ohmic-metals, we determined the depletion width under the Ohmic-metals, by using multi-probe-Hall measurements in combination with high-frequency characterization of floating contacts.



## Session information

Oral Presentation

04: Power / High-speed Devices and Materials

### [J-3] High-speed Devices

Tue. Sep 27, 2022 4:15 PM - 5:45 PM 303 (3F)

Session Chair: Akira Satou (Tohoku Univ.), Colombo Bolognesi (ETH Zurich)

4:15 PM - 4:45 PM

#### [J-3-01 (Invited)] Terahertz InP/GaAsSb Double Heterojunction Bipolar Transistors

○Akshay Mahadev Arabhavi<sup>1</sup>, Sara Hamzeloui<sup>1</sup>, Filippo Ciabattini<sup>1</sup>, Olivier Ostinelli<sup>1</sup>, Colombo R Bolognesi<sup>1</sup>  
(1. ETH-Zurich (Switzerland))

4:45 PM - 5:00 PM

#### [J-3-02] Surface-oxide-controlled InGaAs/InAlAs Inverted-type MOS-HEMTs for Sub-THz High-power Amplifiers

○Shiro Ozaki<sup>1</sup>, Yusuke Kumazaki<sup>1</sup>, Naoya Okamoto<sup>1</sup>, Yasuhiro Nakasha<sup>1</sup>, Naoki Hara<sup>1</sup>, Toshihiro Ohki<sup>1</sup> (1. Fujitsu Limited (Japan))

Herein, we successfully improved the maximum oscillation frequency and maximum stable gain (MSG) across a wide bias range using surface-oxide-controlled (SOC) InGaAs/InAlAs inverted-type metal-oxide-semiconductor HEMTs (inverted MOS-HEMTs) due to a reduction in the gate leakage current and drain conductance. H<sub>2</sub>O vapor treatment selectively decreased the narrow band gap oxide (InOx) at the surface of the In-based epitaxial layer. Consequently, SOC inverted MOS-HEMTs show a high MSG of over 12 dB across a wide bias range at 100 GHz.

5:00 PM - 5:15 PM

#### [J-3-03] Single-asymmetric-gated graphene field-effect transistor for terahertz applications

○Chao Tang<sup>1</sup>, Koichi Tamura<sup>1</sup>, Akira Satou<sup>1</sup>, Victor Ryzhii<sup>1</sup>, Taiichi Otsuji<sup>1</sup> (1. Tohoku Univ. (Japan))

A novel device structure of the single-asymmetric-gated graphene field-effect transistor (GFET) has been proposed and theoretically investigated using both the equivalent lumped circuit and the distributed waveguide models. In this structure, the ballistic electrons (BE) are injected from the source electrode, traveling through the ungated intrinsic region (i-region), then interact with electrons in the gated n-doped region (n-region) via the Coulomb drag effect, which generates the dragged quasi-equilibrated electrons (DQE), and quasi-equilibrated electrons (QE) reversely injected from the drain electrode when the drain is biased to arise a negative potential slope between the gate and drain. The aforementioned process leads to the current-voltage properties of the negative differential conductivity. One can regulate the frequency, where a negative impedance emerges, by designing the parameter of GFET in the terahertz (THz) range.

5:15 PM - 5:30 PM

#### [J-3-04] Successful operation of large-area resonant tunneling diodes without heat destruction by introducing a heat-dissipation InP conduction layer

○Hiroki Tanaka<sup>1</sup>, Hidenari Fujikata<sup>1</sup>, Feifan Han<sup>1</sup>, Akira Ishikawa<sup>1</sup>, Safumi Suzuki<sup>1</sup>, Masahiro Asada<sup>1</sup>  
(1. Tokyo Institute of Technology (Japan))

This study proposed a new resonant-tunneling-diode (RTD) structure with improving heat dissipation. In the proposed structure, the low-thermal conductive n+-InGaAs layer, which disturbed heat dissipation to the substrate, was replaced by a high-thermal conductive n+-InP layer. We measured the current-voltage characteristics of various RTD mesa areas, and investigated the number of RTD mesa without heat destruction under the IV measurement. We found that operations without heat destruction were obtained up to twice the larger area or consumed power from the previous structure.

5:30 PM - 5:45 PM

#### [J-3-05] Superlattice resonant tunneling diode epitaxial structure for THz applications

○Michele Cito<sup>1</sup>, Brett A. Harrison<sup>2</sup>, Toshikazu Mukai<sup>3</sup>, Richard A. Hogg<sup>1</sup>  
(1. University of Glasgow (UK), 2. University of Sheffield (UK), 3. RohmCo. Ltd (Japan))

A novel superlattice (SL) design is proposed to improve the crystal quality in AlAs/InGaAs/InP resonant tunnelling diode (RTD) epitaxial structure. The ternary InGaAs well is substituted with binary InAs and GaAs layers in a periodic structure growth by MBE. The SL structure is compared with a standard equivalent ternary structure grown by MBE and one grown by MOVPE. Characterization by photoluminescence (PL) highlighted improvements in crystal uniformity

## Session information

Oral Presentation

03: Interconnect / 3D Integrations / MEMS

### [K-1] 3D Integration and Advanced Packaging I

Tue. Sep 27, 2022 11:30 AM - 12:30 PM 304 (3F)

Session Chair: Takeyasu Saito (Osaka Metropolitan Univ.), Jenn-Ming Song (National Chung Hsing Univ.)

11:30 AM - 11:45 AM

#### [K-1-01] Simulation and Experimental Study of Stretchable 3D Corrugated Interconnections for Chiplet-Embedded Flexible Hybrid Electronics Using Wafer-Level Packaging

 ○CHANG LIU<sup>1</sup>, Yuki Susumago<sup>1</sup>, Tadaaki Hoshi<sup>1</sup>, Hisashi Kino<sup>2</sup>, Tetsu Tanaka<sup>1,2</sup>, Takafumi Fukushima<sup>1,2</sup>

(1. Graduate School of Eng., Tohoku Univ. (Japan), 2. Graduate School of Biomed. Eng., Tohoku Univ. (Japan))

The bendability and stretchability of inter-chip wires are one of the important issues for FHE (Flexible Hybrid Electronics). Being bent with a small bending radius ( $R$  smaller than 1 mm) or in-plane stretched with critical deformation (strain larger than 1%) leads to high stress concentration in the wires, causing electric disconnection and structural failure such as delamination with high possibility. This work deals with vertically corrugated interconnections compatible to advanced FOWLP (fan-out wafer-level packaging)-based FHE we have developed so far. The out-of-plane geometric structure is simulated to reduce mechanical stress and the validity of the optimized 3D design is experimentally evaluated to verify the simulational analyses.

11:45 AM - 12:00 PM

#### [K-1-02] Warpage and Stress Study of Wafer-to-Wafer Bonding Fabrication Process

 ○Wei FENG<sup>1</sup>, Haruo Shimamoto<sup>1</sup>, Tsuyoshi Kawagoe<sup>2</sup>, Ichirou Honma<sup>2</sup>, Masato Yamasaki<sup>2</sup>, Fumitake Okutsu<sup>2</sup>, Takatoshi Masuda<sup>2</sup>, Katsuya Kikuchi<sup>1</sup> (1. National Inst. of Advanced Indus. Sci. and Tech. (AIST) (Japan), 2. UltraMemory Inc. (Japan))

Wafer warpage causes alignment issues and the degradation of the device's performance. The increase of metal layers in the stack direction in the development of devices will worsen the warpage problem. We successfully study the warpage issue in Wafer-to-Wafer (W2W) bonding process with experiments and full wafer simulation. After the W2W bonding process, the wafer warpage increases to 3 times the single wafer warpage value. The simulation model is validated by the good agreement with the measured data. The wafer-level stress is revealed in the W2W bonding process. With the validated model, the wafer warpage of the 4-stack wafer bonding is estimated to be 7 times the single wafer warpage value. This study provides useful information on wafer warpage and stress in the W2W bonding process and reveals the severe warpage issue with increasing the stacked metal layers.

12:00 PM - 12:15 PM

#### [K-1-03] Fabrication of the 3D-stacked retinal prosthesis chip to realize high-performance retinal prosthesis

 ○Aoba Onishi<sup>1</sup>, Ryotaro Bamba<sup>1</sup>, Bungo Tanaka<sup>1</sup>, Ryouhei Kishimoto<sup>2</sup>, Hisashi Kino<sup>1</sup>, Takafumi Fukushima<sup>1,2</sup>, Tetsu Tanaka<sup>1,2</sup>

(1. Dep. of Biomed. Eng., Graduate School of Biomed. Eng., Tohoku Univ. (Japan), 2. Dep. of Mech. Sys. Eng., Graduate School of Eng., Tohoku Univ. (Japan))

Retinitis pigmentosa and age-related macular degeneration

cause blindness due to the deterioration of photoreceptor cells. The retinal prosthesis has been developed to obtain the vision lost by these diseases. We have been developing a 3D-stacked retinal prosthesis chip to enhance the performance of the retinal prosthesis. This retinal prosthesis has a 3D-stacked structure, improving area efficiency and realizing high resolution, functionality, and sensitivity. This study fabricated a 3D-stacked retinal prosthesis chip and evaluated the electrical characteristics.

12:15 PM - 12:30 PM

#### [K-1-04] Demonstration of 90,000 Superconductive Bump Connections for Massive Quantum Computing

 ○Yuuki Araga<sup>1</sup>, Hiroshi Nakagawa<sup>1</sup>, Masaru Hashino<sup>1</sup>, Katsuya Kikuchi<sup>1</sup>

(1. National Inst. of Advanced Indus. Sci. and Tech. (AIST) (Japan))

We developed fabrication and bonding technology of superconductive bump for massive quantum computing. A bonded test vehicle demonstrates supercurrent through 90,000 series daisy chain. Proposed bump consists of lead-indium alloy. The bumps land onto gold pad on the opposite chip and alloy with the gold pad for supercurrent. The primary advantage of the proposed bump is the minimized damage to the pad chip, which is opposite of the bump. The plasma cleaning process can be omitted for the pad chip and less thermal damage by 100 degrees Celsius of bonding temperature which is lower than typical bonding process.

## Session information

Oral Presentation

12: Advanced Circuits / Systems Interacting with Innovative Devices and Materials

### [K-2] Advanced Sensor Systems

Tue. Sep 27, 2022 2:00 PM - 3:15 PM 304 (3F)

Session Chair: Koh Johguchi (Shinshu Univ.), Jerald Yoo (National Univ. of Singapore)

2:00 PM - 2:15 PM

#### [K-2-01] High-Resolution Sensor Interface IC with Switched-Capacitor Frequency Locked Loop Circuit for Battery-less RF Backscatter Sensing

 ○Hiroki Sato<sup>1</sup>, Hiroyuki Ishiwata<sup>2</sup>, Shinji Murata<sup>2</sup>, Noboru Ishihara<sup>3</sup>, Hiroyuki Ito<sup>3</sup>

(1. Nisshinbo Micro Devices Inc. (Japan), 2. ALPS ALPINE Corp., Ltd. (Japan), 3. Tokyo Inst. of Tech. (Japan))

A sensor interface IC that enables battery-less wireless sensing is proposed. The circuit consists of a sensor interface circuit with an instrumentation amplifier and a frequency locked loop FLL for highly sensitive and stable operation, an RF backscatter circuit that enables wireless sensing without power consumption, and an energy harvester circuit that enables battery less operation was integrated by the 0.13- $\mu\text{m}$  CMOS process technology. As a result of inputting a 920MHz RF signal to the IC, we succeeded in realizing wireless sensing by intermittent operation without batteries. The sensor information could be obtained by the frequency variation of the RF backscatter signal, and the sensitivity to the sensor voltage was 12kHz/mV. The IC operated with an RF signal power input of more than -5dBm. The IC dissipate less than 150 $\mu\text{A}$ .

The IC is expected to be applied to such as internal body monitoring for medical use and monitoring of blind environments such as in luggage and structures.

2:15 PM - 2:30 PM

#### [K-2-02] A 22nm CMOS 1.25V 29pW 0.000013 mm<sup>2</sup> Supply Voltage Detector Using Stacked 3 Thick-Gate-Oxide PMOSs and Dynamic Leakage Suppression Buffer

 ○Yuma Hayashi<sup>1</sup>, Kiichi Niitsu<sup>1</sup> (1. Nagoya Univ. (Japan))

This paper presents low-standby-power supply volt-age detector with small footprint in 22nm CMOS for energy-autonomous IoT applications. By using stacked 3 thick-gate-oxide PMOSs and dynamic leakage suppression buffer, standby power can be reduced. Test chip has been designed and developed in 22nm bulk CMOS technology. Measured results showed successful functionality with 29 pW power under 1.2 V supply voltage.

2:30 PM - 2:45 PM

#### [K-2-03] A High-Precision Wearable Perspiration Monitor with 0.18 $\mu\text{m}$ BCD Process and PDMS Micro Air-Flow Path

 ○Ayumu Yamamoto<sup>1</sup>, Yuta Kaga<sup>1</sup>, Tomohiro Aso<sup>1</sup>, Shin-Ichiro Kuroki<sup>2</sup>, Hideya Momose<sup>3</sup>, Koh Johguchi<sup>1</sup>

(1. Shinshu Univ. (Japan), 2. Hiroshima Univ. (Japan), 3. Skinos Co.,Ltd. (Japan))

To realize daily perspiration monitoring, this paper presents a compact perspiration monitoring circuit with a micro blower driver by a 0.18  $\mu\text{m}$  BCD process. A micro air-flow path is manufactured with PDMS material. All system is placed on a custom flexible board, and it also produces sustainable high precision perspiration monitoring.

2:45 PM - 3:00 PM

#### [K-2-04] An Indirect Measuring Method for the Flow-Through Current using Multi-Output MOSFET

 ○Tomochika Harada<sup>1</sup>, Keito Yamaguchi<sup>1</sup>, Shinya Suzuki<sup>1</sup>, Kota Oikawa<sup>1</sup> (1. Yamagata Univ. (Japan))

In this paper, we propose the indirect measuring method for the flow-through current using multi-output MOSFETs, a MOSFET-type sensor that is expected to reduce the cost, size, and size of sensors. We design and fabricate multi-output CMOS inverter to detect the flow-through current indirectly using 0.18 $\mu\text{m}$  CMOS technology. As a result, we realize that it is possible to detect the through-current indirectly by reading the voltage from the output terminal located on both sides of the channel in MOSFET.

3:00 PM - 3:15 PM

#### [K-2-05 (Late News)] A Z-gate Layout MOSFET Design and Verification of Radiation Hardness against $\gamma$ -ray Total Ionizing Dose Effect

 ○Kaito Kuroki<sup>1</sup>, Arisa Kimura<sup>1</sup>, Kenji Hirakawa<sup>2</sup>, Masayuki Iwase<sup>2</sup>, Munehiro Ogasawara<sup>2</sup>, Takashi Yoda<sup>2</sup>, Noboru Ishihara<sup>1,2</sup>, Hiroyuki Ito<sup>1,2</sup>

(1. Nano Sensing Unit, Inst. of Innovative Res. , Tokyo Inst. of Tech. (Japan), 2. Lab. for Future Interdisciplinary Res. of Sci. and Tech. , Tokyo Inst. of Tech. (Japan))

## Session information

Oral Presentation

Focus Session 3 (Area3&5&12)

### **[K-3] Design, Process, and Technology for High-performance Chiplet I**

Tue. Sep 27, 2022 4:15 PM - 5:45 PM 304 (3F)

Session Chair: Takeyasu Saito (Osaka Metropolitan Univ.), Satoshi Iwamoto (Univ. of Tokyo)

4:15 PM - 4:45 PM

#### **[K-3-01 (Invited)] Wafer Bonding Advances and 3D Applications**

○Hiroshi Yamamoto<sup>1</sup> (1. EV Group Japan (Japan))

4:45 PM - 5:15 PM

#### **[K-3-02 (Invited)] Heterogenous Integration on Flexible Substrates**

○Lars Zimmermann<sup>1</sup> (1. IHP (Germany))

5:15 PM - 5:45 PM

#### **[K-3-03 (Invited)] Advanced Encapsulants for Compound Semiconductor Package**

○Kuo-Chan Chiou<sup>1</sup> (1. Industrial Technology Research Institute (Taiwan))